| Mode | Name | Size | |
|---|---|---|---|
| -rw-r--r-- | Makefile | 763 | logplainblame |
| -rw-r--r-- | README.md | 1051 | logplainblame |
| -rw-r--r-- | modexp_fpga_model.cpp | 16037 | logplainblame |
| -rw-r--r-- | modexp_fpga_model.h | 3580 | logplainblame |
| -rw-r--r-- | modexp_fpga_model_montgomery.cpp | 11838 | logplainblame |
| -rw-r--r-- | modexp_fpga_model_montgomery.h | 2779 | logplainblame |
| -rw-r--r-- | modexp_fpga_model_pe.cpp | 4621 | logplainblame |
| -rw-r--r-- | modexp_fpga_model_pe.h | 2345 | logplainblame |
| -rw-r--r-- | modexp_fpga_systolic.cpp | 3992 | logplainblame |
| -rw-r--r-- | modexp_fpga_systolic.h | 2085 | logplainblame |
| d--------- | test | 354 | logplain |
 |
index : user/shatov/modexp_fpga_model | |
| Reference model was written to help debug Verilog code | git repositories |
| aboutsummaryrefslogtreecommitdiff |