aboutsummaryrefslogtreecommitdiff
path: root/rtl/modexpng_tdp_36k_x16_x32_wrapper.v
blob: 40930f3c9e88f14a83b8dff34db66ee75a4321e2 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
module modexpng_tdp_36k_x16_x32_wrapper
(
    clk, clk_bus,
    
    ena, wea,
    addra, dina, douta,
    
    enb, regceb,
    addrb, doutb
);


    //
    // Headers
    //
    `include "modexpng_parameters.vh"


    //
    // Ports
    //
    input                                     clk;
    input                                     clk_bus;
    
    input                                     ena;
    input                                     wea;
    input  [BANK_ADDR_W + BUS_OP_ADDR_W -1:0] addra;
    input  [              BUS_DATA_W    -1:0] dina;
    output [              BUS_DATA_W    -1:0] douta;
    
    input                                     enb;
    input                                     regceb;
    input  [BANK_ADDR_W + OP_ADDR_W     -1:0] addrb;
    output [              WORD_W        -1:0] doutb;

    
    //
    // BRAM_TDP_MACRO
    //
    BRAM_TDP_MACRO #
    (
        .DEVICE                 ("7SERIES"),
        .BRAM_SIZE              ("36Kb"),

        .WRITE_WIDTH_A          (BUS_DATA_W),
        .READ_WIDTH_A           (BUS_DATA_W),

        .WRITE_WIDTH_B          (WORD_W),
        .READ_WIDTH_B           (WORD_W),

        .DOA_REG                (0),
        .DOB_REG                (1),

        .WRITE_MODE_A           ("READ_FIRST"),
        .WRITE_MODE_B           ("READ_FIRST"),

        .SRVAL_A                (36'h000000000),
        .SRVAL_B                (36'h000000000),

        .INIT_A                 (36'h000000000),
        .INIT_B                 (36'h000000000),
        
        .INIT_FILE              ("NONE"),
        .SIM_COLLISION_CHECK    ("NONE")
   )
   BRAM_TDP_MACRO_inst
   (
      .RSTA     (1'b0),
      .RSTB     (1'b0),

      .CLKA     (clk_bus),
      .ENA      (ena),
      .REGCEA   (1'b0),
      .WEA      ({4{wea}}),
      .ADDRA    (addra),
      .DIA      (dina),
      .DOA      (douta),

      .CLKB     (clk),
      .ENB      (enb),
      .REGCEB   (regceb),
      .WEB      ({2{1'b0}}),
      .ADDRB    (addrb),
      .DIB      ({WORD_W{1'b0}}),
      .DOB      (doutb)
   );
    
endmodule