1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
|
//======================================================================
//
// core_selector.v
// ---------------
// Core selector Cryptech Novena FPGA framework.
// This is basically the top of the Cryptech subsystem for the
// FPGA. The module is responsible for selecting which core is
// connected to the extermal high speed interface.
//
//
// Author: Pavel Shatov, Paul Sekirk, Joachim Strömbergson
// Copyright (c) 2014, NORDUnet A/S All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
// - Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
//
// - Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution.
//
// - Neither the name of the NORDUnet nor the names of its contributors may
// be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
// IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
// PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
// TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
// NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
//======================================================================
module core_selector
(
input wire sys_clk,
input wire sys_rst,
input wire ct_noise,
output wire [07 : 0] ct_led,
input wire [13: 0] sys_eim_addr,
input wire sys_eim_wr,
input wire sys_eim_rd,
output wire [31 : 0] read_data,
input wire [31 : 0] write_data
);
//
// Internal Registers
//
reg [31: 0] reg_x = {32{1'b0}};
reg [31: 0] reg_y = {32{1'b0}};
reg [15: 0] reg_ctl = {16{1'b0}};
reg [31: 0] read_data_reg = {32{1'b0}};
//
// Parameters
//
localparam ADDER_BASE_ADDR = 12'h321; // upper 12 bits of address
localparam ADDER_OFFSET_REG_X = 2'd0; // X
localparam ADDER_OFFSET_REG_Y = 2'd1; // Y
localparam ADDER_OFFSET_REG_Z = 2'd2; // Z
localparam ADDER_OFFSET_REG_SC = 2'd3; // {STATUS, CONTROL}
/* This flag detects whether adder core is being addressed. */
wire eim_access_adder = (sys_eim_addr[13:2] == ADDER_BASE_ADDR) ? 1'b1 : 1'b0;
/* These flags detect whether write or read access is requested. */
wire eim_access_write = sys_eim_wr & eim_access_adder;
wire eim_access_read = sys_eim_rd & eim_access_adder;
//
// Write Request Handler
//
always @(posedge sys_clk)
//
if (sys_rst) begin
reg_x <= {32{1'b0}};
reg_y <= {32{1'b0}};
reg_ctl <= {16{1'b0}};
end else if (eim_access_write) begin
//
case (sys_eim_addr[1:0])
ADDER_OFFSET_REG_X: reg_x <= write_data;
ADDER_OFFSET_REG_Y: reg_y <= write_data;
ADDER_OFFSET_REG_SC: reg_ctl <= write_data[15 : 0];
endcase
//
end
//
// Read Request Handler
//
wire [31: 0] reg_z;
wire [15: 0] reg_sts;
always @(posedge sys_clk)
//
if (sys_rst) read_data_reg <= {32{1'b0}};
//
else if (eim_access_read) begin
//
case (sys_eim_addr[1:0])
ADDER_OFFSET_REG_X: read_data_reg <= reg_x;
ADDER_OFFSET_REG_Y: read_data_reg <= reg_y;
ADDER_OFFSET_REG_Z: read_data_reg <= reg_z;
ADDER_OFFSET_REG_SC: read_data_reg <= {reg_sts, reg_ctl};
endcase
//
end
assign read_data = read_data_reg;
//
// Demo Adder Core
//
demo_adder adder_core
(
.clk (sys_clk),
.rst (sys_rst),
.x (reg_x),
.y (reg_y),
.z (reg_z),
.ctl (reg_ctl),
.sts (reg_sts)
);
//----------------------------------------------------------------
// Cryptech Logic
//
// Logic specific to the Cryptech use of the Novena.
// Currently we just sample the noise and drive the LEDs
// with this signal.
//----------------------------------------------------------------
reg ct_noise_sample0_reg;
reg ct_noise_sample1_reg;
reg [7 : 0] ct_led_reg;
always @ (posedge sys_clk)
begin
if (sys_rst)
begin
ct_led_reg <= 8'h00;
ct_noise_sample0_reg <= 1'b0;
ct_noise_sample1_reg <= 1'b0;
end
else
begin
ct_noise_sample0_reg <= ct_noise;
ct_noise_sample1_reg <= ct_noise_sample0_reg;
ct_led_reg[0] <= ct_noise_sample1_reg;
ct_led_reg[1] <= ct_noise_sample1_reg;
ct_led_reg[2] <= ct_noise_sample1_reg;
ct_led_reg[3] <= ct_noise_sample1_reg;
ct_led_reg[4] <= ct_noise_sample1_reg;
ct_led_reg[5] <= ct_noise_sample1_reg;
ct_led_reg[6] <= ct_noise_sample1_reg;
ct_led_reg[7] <= ct_noise_sample1_reg;
end
end
assign ct_led = ct_led_reg;
endmodule
//======================================================================
// EOF core_selector.v
//======================================================================
|
