core/cipher/aes - Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard)

Age	Commit message (Expand)	Author
2017-12-06	Synced AES repo. This commit fixes many nits such as: (1) Silence warnings on...api_error_fix	Joachim Strömbergson
2016-03-10	Fixed minor nits in names of config bits.	Joachim Strömbergson
2015-10-02	Removed unnedded code blocks.	Joachim Strömbergson
2015-10-02	Removed api error port and added error bit in status register that is set whe...	Joachim Strömbergson
2015-10-02	Fixing text error in comment.	Joachim Strömbergson
2015-07-17	fix CORE_VERSION to match what we think it should be	Paul Selkirk
2015-05-28	Corrected where config bits are.	Joachim Strömbergson
2015-05-16	(1) Changed name and version to reflect that it is not only AES-128 and that ...	Joachim Strömbergson
2015-05-04	(1) Changed ordet of status and config addresses to conform to what we have i...	Joachim Strömbergson
2014-11-28	Reworked the sbox and inverse sbox. Slighly smaller design and much shorter s...	Joachim Strömbergson
2014-11-28	Removed obsolete target.	Joachim Strömbergson
2014-11-27	Adding Makefile for building simulation targets.	Joachim Strömbergson
2014-11-27	Adding Python models for AES as well as key expansion and rcon.	Joachim Strömbergson
2014-11-27	Adding testbenchs.	Joachim Strömbergson
2014-11-27	Adding RTL source files for the AES core.	Joachim Strömbergson
2014-11-27	Adding license file too.	Joachim Strömbergson
2014-11-27	Adding readme for the aes core.	Joachim Strömbergson