| Age | Commit message (Expand) | Author |
|---|---|---|
| 2020-01-30 | Uniform testbenches. | Pavel V. Shatov (Meister) |
| 2020-01-21 | Cosmetic change to easily switch tests on/off. | Pavel V. Shatov (Meister) |
| 2019-10-23 | Added missing copyright headers. | Pavel V. Shatov (Meister) |
| 2019-10-23 | Fixed all the testbenches to work with the latest RTL sources. | Pavel V. Shatov (Meister) |
| 2019-10-21 | Reworked testbench, clk_sys and clk_core can now have any ratio, not | Pavel V. Shatov (Meister) |
| 2019-10-21 | Further work: | Pavel V. Shatov (Meister) |
| 2019-10-21 | Added support for non-CRT mode. Further refactoring. | Pavel V. Shatov (Meister) |
| 2019-10-21 | Redesigned the testbench. Core clock does not necessarily need to be twice | Pavel V. Shatov (Meister) |
| 2019-10-21 | Entire CRT signature algorithm works by now. | Pavel V. Shatov (Meister) |
 |
index : user/shatov/modexpng | |
| "Next-generation" modular exponentiation using the specialized DSP slices present in the Artix-7 FPGA | git repositories |
| aboutsummaryrefslogtreecommitdiff |