aboutsummaryrefslogblamecommitdiff
path: root/rev03-KiCad/rev02_19.sch
blob: fde475a2927bf38da00083ce508a26e590478722 (plain) (tree)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617








































































































































































































































































































































































































































































































































































































































                                                                                                                                                                           
EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
EELAYER 27 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 21 27
Title "rev02_19"
Date "15 10 2016"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 1100 3300 0    60   ~ 12
*) Upper Right Bank
Text Notes 3619 7161 0    60   ~ 12
*) FPGA_GCLK signal _MUST_ go into either D17 or C18\n(i.e. into one of the two positive (master) sides\nof the two available MRCC differential pairs)
Text Notes 3586 7535 0    60   ~ 12
*) FPGA_GPIO_* and FPGA_IRQ_N_* signals can be swapped
Text Notes 7623 3201 0    60   ~ 12
*) Signals, that are allowed to be swapped, can be be swapped\nwith each other and/or moved to different pins within their bank.
Text Notes 3630 6050 0    60   ~ 12
NOTE: One of the FPGA_GPIO_* pins\nshould be connected to one of the\nMRCC pins.\nThe non-MRCC GPIO signals should be\nlength matched to within 500 ps of\nthe MRCC signal.
Text Notes 9724 10153 0    84   ~ 12
FPGA GPIO
Text Notes 9845 3850 2    60   ~ 12
MA08-2
Text Notes 9845 4983 2    60   ~ 12
SV2
Text Notes 9845 5940 2    60   ~ 12
MA08-2
Text Notes 9845 7073 2    60   ~ 12
SV3
Text Notes 7986 4499 0    60   ~ 12
C121
Text Label 8052 4609 0 70 ~
0.1uF
Text Notes 7986 6589 0    60   ~ 12
C122
Text Label 8063 6699 0 70 ~
0.1uF
$Comp
L GND #PWR?58023F03
U 1 1 58023F03
P 7920 5060
F 0 "GND_125" H 7920 5060 20  0000 C CNN
F 1 "+GND" H 7920 4990 30  0000 C CNN
F 2 "" H 7920 5060 70  0000 C CNN
F 3 "" H 7920 5060 70  0000 C CNN
	1    7920 5060
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR?58023F02
U 1 1 58023F02
P 9240 5060
F 0 "GND_126" H 9240 5060 20  0000 C CNN
F 1 "+GND" H 9240 4990 30  0000 C CNN
F 2 "" H 9240 5060 70  0000 C CNN
F 3 "" H 9240 5060 70  0000 C CNN
	1    9240 5060
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR?58023F01
U 1 1 58023F01
P 10120 5060
F 0 "GND_127" H 10120 5060 20  0000 C CNN
F 1 "+GND" H 10120 4990 30  0000 C CNN
F 2 "" H 10120 5060 70  0000 C CNN
F 3 "" H 10120 5060 70  0000 C CNN
	1    10120 5060
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR?58023F00
U 1 1 58023F00
P 7920 7150
F 0 "GND_128" H 7920 7150 20  0000 C CNN
F 1 "+GND" H 7920 7080 30  0000 C CNN
F 2 "" H 7920 7150 70  0000 C CNN
F 3 "" H 7920 7150 70  0000 C CNN
	1    7920 7150
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR?58023EFF
U 1 1 58023EFF
P 9240 7150
F 0 "GND_129" H 9240 7150 20  0000 C CNN
F 1 "+GND" H 9240 7080 30  0000 C CNN
F 2 "" H 9240 7150 70  0000 C CNN
F 3 "" H 9240 7150 70  0000 C CNN
	1    9240 7150
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR?58023EFE
U 1 1 58023EFE
P 10120 7150
F 0 "GND_130" H 10120 7150 20  0000 C CNN
F 1 "+GND" H 10120 7080 30  0000 C CNN
F 2 "" H 10120 7150 70  0000 C CNN
F 3 "" H 10120 7150 70  0000 C CNN
	1    10120 7150
	1    0    0    -1  
$EndComp
$Comp
L VCCO_3V3 #PWR?58023EFD
U 1 1 58023EFD
P 2310 3520
F 0 "VCCO_3V3_35" H 2310 3520 20  0000 C CNN
F 1 "+VCCO_3V3" H 2310 3450 30  0000 C CNN
F 2 "" H 2310 3520 70  0000 C CNN
F 3 "" H 2310 3520 70  0000 C CNN
	1    2310 3520
	1    0    0    -1  
$EndComp
$Comp
L VCCO_3V3 #PWR?58023EFC
U 1 1 58023EFC
P 7920 3630
F 0 "VCCO_3V3_36" H 7920 3630 20  0000 C CNN
F 1 "+VCCO_3V3" H 7920 3560 30  0000 C CNN
F 2 "" H 7920 3630 70  0000 C CNN
F 3 "" H 7920 3630 70  0000 C CNN
	1    7920 3630
	1    0    0    -1  
$EndComp
$Comp
L VCCO_3V3 #PWR?58023EFB
U 1 1 58023EFB
P 7920 5720
F 0 "VCCO_3V3_37" H 7920 5720 20  0000 C CNN
F 1 "+VCCO_3V3" H 7920 5650 30  0000 C CNN
F 2 "" H 7920 5720 70  0000 C CNN
F 3 "" H 7920 5720 70  0000 C CNN
	1    7920 5720
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR?58023EFA
U 1 1 58023EFA
P 10230 8910
F 0 "GND_131" H 10230 8910 20  0000 C CNN
F 1 "+GND" H 10230 8840 30  0000 C CNN
F 2 "" H 10230 8910 70  0000 C CNN
F 3 "" H 10230 8910 70  0000 C CNN
	1    10230 8910
	1    0    0    -1  
$EndComp
Wire Wire Line
	7920 4730 7920 5060
Wire Wire Line
	9240 4620 9240 5060
Wire Wire Line
	9350 4620 9240 4620
Wire Wire Line
	9350 4290 9240 4290
Wire Wire Line
	9240 4290 9240 4620
Wire Wire Line
	10120 4620 10010 4620
Wire Wire Line
	10120 4620 10120 5060
Wire Wire Line
	10120 4290 10010 4290
Wire Wire Line
	10120 4290 10120 4620
Wire Wire Line
	7920 6820 7920 7150
Wire Wire Line
	9240 6710 9240 7150
Wire Wire Line
	9350 6710 9240 6710
Wire Wire Line
	9350 6380 9240 6380
Wire Wire Line
	9240 6380 9240 6710
Wire Wire Line
	10120 6710 10010 6710
Wire Wire Line
	10120 6710 10120 7150
Wire Wire Line
	10120 6380 10010 6380
Wire Wire Line
	10120 6380 10120 6710
Wire Wire Line
	10230 8690 10230 8910
Wire Wire Line
	10230 8690 10120 8690
Wire Wire Line
	10230 8580 9900 8580
Wire Wire Line
	10230 8580 10230 8690
Wire Wire Line
	10230 8470 10120 8470
Wire Wire Line
	10230 8360 9900 8360
Wire Wire Line
	10230 8360 10230 8470
Wire Wire Line
	10230 8470 10230 8580
Wire Wire Line
	2310 3740 2090 3740
Wire Wire Line
	2310 3740 2310 3850
Wire Wire Line
	2310 3850 2310 3960
Wire Wire Line
	2310 3960 2310 4070
Wire Wire Line
	2310 4070 2310 4180
Wire Wire Line
	2310 4180 2090 4180
Wire Wire Line
	2310 4070 2090 4070
Wire Wire Line
	2310 3960 2090 3960
Wire Wire Line
	2310 3850 2090 3850
Wire Wire Line
	2310 3520 2310 3740
Wire Wire Line
	2310 4290 2090 4290
Wire Wire Line
	2310 4180 2310 4290
Wire Wire Line
	9240 3850 7920 3850
Wire Wire Line
	7920 3630 7920 3850
Wire Wire Line
	7920 3850 7920 4400
Wire Wire Line
	9350 4180 9240 4180
Wire Wire Line
	9240 4070 9240 4180
Wire Wire Line
	9240 3850 9240 4070
Wire Wire Line
	10120 4070 10010 4070
Wire Wire Line
	10120 3850 10120 4070
Wire Wire Line
	10120 3850 9240 3850
Wire Wire Line
	10120 4180 10010 4180
Wire Wire Line
	10120 4070 10120 4180
Wire Wire Line
	9350 4070 9240 4070
Wire Wire Line
	9240 5940 7920 5940
Wire Wire Line
	7920 5720 7920 5940
Wire Wire Line
	7920 5940 7920 6490
Wire Wire Line
	9350 6270 9240 6270
Wire Wire Line
	9240 6160 9240 6270
Wire Wire Line
	9240 5940 9240 6160
Wire Wire Line
	10120 6160 10010 6160
Wire Wire Line
	10120 5940 10120 6160
Wire Wire Line
	10120 5940 9240 5940
Wire Wire Line
	10120 6270 10010 6270
Wire Wire Line
	10120 6160 10120 6270
Wire Wire Line
	9350 6160 9240 6160
Wire Wire Line
	3410 7810 2090 7810
Text Label 2310 7810 0 70 ~
AVR_GPIO_FPGA_0
Wire Wire Line
	3410 7920 2090 7920
Text Label 2310 7920 0 70 ~
AVR_GPIO_FPGA_1
Wire Wire Line
	3410 4620 2090 4620
Text Label 2310 4620 0 70 ~
FPGA_IRQ_N_0
Wire Wire Line
	3410 4730 2090 4730
Text Label 2310 4730 0 70 ~
FPGA_IRQ_N_1
Wire Wire Line
	3410 4840 2090 4840
Text Label 2310 4840 0 70 ~
FPGA_IRQ_N_2
Wire Wire Line
	3410 4950 2090 4950
Text Label 2310 4950 0 70 ~
FPGA_IRQ_N_3
Wire Wire Line
	3410 5060 2090 5060
Text Label 2310 5280 0 70 ~
FPGA_GPIO_A_0
Wire Wire Line
	9350 4400 8360 4400
Text Label 8360 4400 0 70 ~
FPGA_GPIO_A_0
Wire Wire Line
	3410 5170 2090 5170
Text Label 2310 5170 0 70 ~
FPGA_GPIO_A_1
Wire Wire Line
	11000 4400 10010 4400
Text Label 10230 4400 0 70 ~
FPGA_GPIO_A_1
Wire Wire Line
	3410 5280 2090 5280
Text Label 2310 6490 0 70 ~
FPGA_GPIO_A_2
Wire Wire Line
	9350 4510 8360 4510
Text Label 8360 4510 0 70 ~
FPGA_GPIO_A_2
Text Label 2310 6600 0 70 ~
FPGA_GPIO_A_3
Wire Wire Line
	11000 4510 10010 4510
Text Label 10230 4510 0 70 ~
FPGA_GPIO_A_3
Text Label 2310 6050 0 70 ~
FPGA_GPIO_A_4
Wire Wire Line
	9350 4730 8360 4730
Text Label 8360 4730 0 70 ~
FPGA_GPIO_A_4
Wire Wire Line
	3410 5610 2090 5610
Text Label 2310 6160 0 70 ~
FPGA_GPIO_A_5
Wire Wire Line
	11000 4730 10010 4730
Text Label 10230 4730 0 70 ~
FPGA_GPIO_A_5
Text Label 2321 6270 0 70 ~
FPGA_GPIO_A_6
Wire Wire Line
	9350 4840 8360 4840
Text Label 8360 4840 0 70 ~
FPGA_GPIO_A_6
Wire Wire Line
	3410 5830 2090 5830
Text Label 2310 5830 0 70 ~
FPGA_GPIO_A_7
Wire Wire Line
	11000 4840 10010 4840
Text Label 10230 4840 0 70 ~
FPGA_GPIO_A_7
Wire Wire Line
	3410 5940 2090 5940
Text Label 2321 6380 0 70 ~
FPGA_GPIO_B_0
Wire Wire Line
	9350 6490 8360 6490
Text Label 8360 6490 0 70 ~
FPGA_GPIO_B_0
Wire Wire Line
	3410 6050 2090 6050
Text Label 2310 5060 0 70 ~
FPGA_GPIO_B_1
Wire Wire Line
	11000 6490 10010 6490
Text Label 10230 6490 0 70 ~
FPGA_GPIO_B_1
Wire Wire Line
	3410 6160 2090 6160
Text Label 2310 5940 0 70 ~
FPGA_GPIO_B_2
Wire Wire Line
	9350 6600 8360 6600
Text Label 8360 6600 0 70 ~
FPGA_GPIO_B_2
Wire Wire Line
	3410 6270 2090 6270
Text Label 2321 5610 0 70 ~
FPGA_GPIO_B_3
Wire Wire Line
	11000 6600 10010 6600
Text Label 10230 6600 0 70 ~
FPGA_GPIO_B_3
Wire Wire Line
	3410 6380 2090 6380
Text Label 2310 7150 0 70 ~
FPGA_GPIO_B_4
Wire Wire Line
	9350 6820 8360 6820
Text Label 8360 6820 0 70 ~
FPGA_GPIO_B_4
Wire Wire Line
	3410 6490 2090 6490
Text Label 2310 9020 0 70 ~
FPGA_GPIO_B_5
Wire Wire Line
	11000 6820 10010 6820
Text Label 10230 6820 0 70 ~
FPGA_GPIO_B_5
Wire Wire Line
	3410 6600 2090 6600
Text Label 2310 8580 0 70 ~
FPGA_GPIO_B_6
Wire Wire Line
	9350 6930 8360 6930
Text Label 8360 6930 0 70 ~
FPGA_GPIO_B_6
Text Label 2310 8690 0 70 ~
FPGA_GPIO_B_7
Wire Wire Line
	11000 6930 10010 6930
Text Label 10230 6930 0 70 ~
FPGA_GPIO_B_7
Wire Wire Line
	3410 6930 2090 6930
Text Label 2310 6930 0 70 ~
FPGA_GCLK
Wire Wire Line
	8679 8470 8030 8470
Text Label 8030 8470 0 70 ~
FPGA_GPIO_LED_2
Wire Wire Line
	9020 8360 8030 8360
Text Label 8030 8360 0 70 ~
FPGA_GPIO_LED_3
Wire Wire Line
	8679 8690 8030 8690
Text Label 8030 8690 0 70 ~
FPGA_GPIO_LED_0
Wire Wire Line
	9020 8580 8030 8580
Text Label 8030 8580 0 70 ~
FPGA_GPIO_LED_1
Wire Wire Line
	9790 8690 9119 8690
Wire Wire Line
	9570 8580 9460 8580
Wire Wire Line
	9790 8470 9119 8470
Wire Wire Line
	9570 8360 9460 8360
Wire Wire Line
	3410 6820 2090 6820
Text Label 2310 6820 0 70 ~
FPGA_ENTROPY_DISABLE
Wire Wire Line
	3410 8030 2090 8030
Text Label 2310 8030 0 70 ~
AVR_GPIO_FPGA_2
Wire Wire Line
	3410 8140 2090 8140
Text Label 2310 8140 0 70 ~
AVR_GPIO_FPGA_3
Text Label 9130 8261 0 70 ~
330
Text Label 8745 8261 0 70 ~
330
Text Label 9581 8250 0 70 ~
330
Text Label 8789 8976 0 70 ~
330
Wire Wire Line
	3410 7150 2090 7150
Wire Wire Line
	3410 8580 2090 8580
Wire Wire Line
	3410 8690 2090 8690
Wire Wire Line
	3410 9020 2090 9020
$Comp
L MA08-2 IC276
U 1 1 58023EF9
	1    9680 4400
	-1   0    0    1
$EndComp
$Comp
L R-EU_R0402 R99
U 1 1 58023EF8
F 0 "R99" H 9339 8162 60  0000 R TNN
F 1 "" H 9339 8261 60  0000 R TNN
F 2 "" H 9339 8261 60  0000 C CNN
F 3 "" H 9339 8261 60  0000 C CNN
	1    9240 8360
	-1   0    0    1
$EndComp
$Comp
L R-EU_R0402 R98
U 1 1 58023EF7
F 0 "R98" H 9042 8162 60  0000 R TNN
F 1 "" H 8998 8371 60  0000 R TNN
F 2 "" H 8998 8371 60  0000 C CNN
F 3 "" H 8998 8371 60  0000 C CNN
	1    8899 8470
	-1   0    0    1
$EndComp
$Comp
L R-EU_R0402 R64
U 1 1 58023EF6
F 0 "R64" H 8888 8151 60  0000 R TNN
F 1 "" H 9339 8481 60  0000 R TNN
F 2 "" H 9339 8481 60  0000 C CNN
F 3 "" H 9339 8481 60  0000 C CNN
	1    9240 8580
	-1   0    0    1
$EndComp
$Comp
L R-EU_R0402 R100
U 1 1 58023EF5
F 0 "R100" H 8998 8877 60  0000 R TNN
F 1 "" H 8998 8591 60  0000 R TNN
F 2 "" H 8998 8591 60  0000 C CNN
F 3 "" H 8998 8591 60  0000 C CNN
	1    8899 8690
	-1   0    0    1
$EndComp
$Comp
L MA08-2 IC281
U 1 1 58023EF4
	1    9680 6490
	-1   0    0    1
$EndComp
$Comp
L C-EUC0402 IC282
U 1 1 58023EF3
	1    7920 4510
	1    0    0    -1
$EndComp
$Comp
L C-EUC0402 IC283
U 1 1 58023EF2
	1    7920 6600
	1    0    0    -1
$EndComp
$Comp
L LEDCHIP-LED0603 LED17
U 1 1 58023EF1
F 0 "LED17" V 9856 8279.68328 60  0000 R TNN
F 1 "LTST-C193TBKT-5A" V 9856 7942 60  0000 R TNN
F 2 "" H 9856 7942 60  0000 C CNN
F 3 "" H 9856 7942 60  0000 C CNN
	1    9900 8690
	0    -1   -1   0
$EndComp
$Comp
L LEDCHIP-LED0603 LED15
U 1 1 58023EF0
F 0 "LED15" V 9636 7949.68328 60  0000 R TNN
F 1 "LTST-C191KGKT" V 9636 7612 60  0000 R TNN
F 2 "" H 9636 7612 60  0000 C CNN
F 3 "" H 9636 7612 60  0000 C CNN
	1    9680 8580
	0    -1   -1   0
$EndComp
$Comp
L LEDCHIP-LED0603 LED16
U 1 1 58023EEF
F 0 "LED16" V 9856 8059.68328 60  0000 R TNN
F 1 "LTST-C191KSKT" V 9856 7733 60  0000 R TNN
F 2 "" H 9856 7733 60  0000 C CNN
F 3 "" H 9856 7733 60  0000 C CNN
	1    9900 8470
	0    -1   -1   0
$EndComp
$Comp
L LEDCHIP-LED0603 LED14
U 1 1 58023EEE
F 0 "LED14" V 9636 7729.68328 60  0000 R TNN
F 1 "LTST-C191KRKT" V 9636 7392 60  0000 R TNN
F 2 "" H 9636 7392 60  0000 C CNN
F 3 "" H 9636 7392 60  0000 C CNN
	1    9680 8360
	0    -1   -1   0
$EndComp
$Comp
L XC7A200TFBG484_5 IC288
U 1 1 58023EED
	1    1870 6710
	1    0    0    -1
$EndComp
$EndSCHEMATC