aboutsummaryrefslogtreecommitdiff
path: root/rtl
AgeCommit message (Collapse)Author
2015-02-06Adding ports for the core selector to include Cryptech ports. Moving the ↵Joachim Strömbergson
Cryptech blinkenlights logic into core select.
2015-02-06Made sure that we name the ports the same as in the ucf.Joachim Strömbergson
2015-02-06Adding a bit of test logic to see that the noise board is properly connected.Joachim Strömbergson
2015-02-05Removed space between text and semicolon.Joachim Strömbergson
2015-02-05Adding ports for cryptech noise sources.Joachim Strömbergson
2015-02-05Adding pins for the LEDs on the Cryptech avalanche noise board.Joachim Strömbergson
2015-02-02add a command-line build, for those who like that sort of thingPaul Selkirk
2015-02-02update project file paths to .v and .ucf filesPaul Selkirk
2015-02-02Changing to Verilog 2001 style interface. Changed port names to not have ↵Joachim Strömbergson
inports called ootput etc. Read and write is better.
2015-02-01Changed to Verilog 2001 interface. Added ports for Cryptech avalanche noise ↵Joachim Strömbergson
board. Fixed layout.
2015-02-01Added header with license and info to the constraint file.Joachim Strömbergson
2015-02-01Added proper file headers to all verilog source files.Joachim Strömbergson
2015-02-01Removed trailing whitespace and ^M.Joachim Strömbergson
2015-02-01Updated the dcm to generate sys_clk at 50 MHz. Added Pavels project files.Joachim Strömbergson
2015-02-01Removed trailing whitespace and DOS ^M.Joachim Strömbergson
2015-01-31Adding all main hw source files and constraints.Joachim Strömbergson