aboutsummaryrefslogblamecommitdiff
path: root/rtl/src/ipcore/coregen.cgp
blob: 929723b3d8f0371c702930af74ccb7861fe0edc9 (plain) (tree)
1
2
3
4
5
6
7
8
9








                                               
SET busformat = BusFormatAngleBracketNotRipped
SET designentry = Verilog
SET device = xc6slx45
SET devicefamily = spartan6
SET flowvendor = Other
SET package = csg324
SET speedgrade = -3
SET verilogsim = true
SET vhdlsim = false