aboutsummaryrefslogtreecommitdiff
path: root/core/rng/avalanche_entropy
diff options
context:
space:
mode:
authorRob Austein <sra@hactrn.net>2016-06-25 20:03:32 -0400
committerRob Austein <sra@hactrn.net>2016-06-25 20:03:32 -0400
commit426a00d88146e33cd35c7c0f06fd6d868ebbe984 (patch)
treebcc2e54d40f8cc2ca0cfb2117a929229139d261c /core/rng/avalanche_entropy
parent8daafcd56cb16324af5f1cc06304f343f6b3627a (diff)
Public view of releng submodules should use public URLs.
Diffstat (limited to 'core/rng/avalanche_entropy')
0 files changed, 0 insertions, 0 deletions
n100' href='#n100'>100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
/*
 * tc_eim.c
 * --------
 * This module contains common code to talk to the FPGA over the EIM bus.
 *
 * Author: Paul Selkirk
 * Copyright (c) 2014-2015, NORDUnet A/S All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 * - Redistributions of source code must retain the above copyright notice,
 *   this list of conditions and the following disclaimer.
 *
 * - Redistributions in binary form must reproduce the above copyright
 *   notice, this list of conditions and the following disclaimer in the
 *   documentation and/or other materials provided with the distribution.
 *
 * - Neither the name of the NORDUnet nor the names of its contributors may
 *   be used to endorse or promote products derived from this software
 *   without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
 * IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
 * PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
 * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include <stdio.h>
#include <stdlib.h>
#include <fcntl.h>
#include <unistd.h>
#include <sys/ioctl.h>
#include <stdint.h>
#include <arpa/inet.h>

#include "novena-eim.h"
#include "cryptech.h"

static int debug = 0;

/* ---------------- EIM low-level code ---------------- */

static int init(void)
{
    static int inited = 0;

    if (inited)
        return 0;

    if (eim_setup() != 0) {
        fprintf(stderr, "EIM setup failed\n");
        return -1;
    }

    inited = 1;
    return 0;
}

/* translate cryptech register number to EIM address
 *
 * register number format:
 * 3 bits segment selector
 * 5 bits core selector (6 bits in native eim)
 * 8 bits register selector
 *
 * sss ccccc rrrrrrrr => 00001000000000 sss 0 ccccc rrrrrrrr 00
 */
static off_t eim_offset(off_t offset)
{
    return EIM_BASE_ADDR + ((offset & ~0x1fff) << 3) + ((offset & 0x1fff) << 2);
}

/* ---------------- test-case low-level code ---------------- */

void tc_set_debug(int onoff)
{
    debug = onoff;
}

static void dump(char *label, off_t addr, const uint8_t *buf, size_t len)
{
    if (debug) {
        int i;
        printf("%s %04x [", label, (unsigned int)addr);
        for (i = 0; i < len; ++i)
            printf(" %02x", buf[i]);
        printf(" ]\n");
    }
}

int tc_write(off_t offset, const uint8_t *buf, size_t len)
{
    if (init() != 0)
        return -1;

    dump("write ", offset, buf, len);

    for (offset = eim_offset(offset); len > 0; offset += 4, buf += 4, len -= 4) {
        uint32_t val;
        val = htonl(*(uint32_t *)buf);
        eim_write_32(offset, &val);
    }

    return 0;
}

int tc_read(off_t offset, uint8_t *buf, size_t len)
{
    off_t off;
    uint8_t *rbuf = buf;
    int rlen = len;

    if (init() != 0)
        return -1;

    for (off = eim_offset(offset); rlen > 0; off += 4, rbuf += 4, rlen -= 4) {
        uint32_t val;
        eim_read_32(off, &val);
        *(uint32_t *)rbuf = ntohl(val);
    }

    dump("read  ", offset, buf, len);

    return 0;
}

int tc_expected(off_t offset, const uint8_t *expected, size_t len)
{
    uint8_t *buf;
    int i;

    buf = malloc(len);
    if (buf == NULL) {
        perror("malloc");
        return 1;
    }
    dump("expect", offset, expected, len);

    if (tc_read(offset, buf, len) != 0)
        goto errout;

    for (i = 0; i < len; ++i)
        if (buf[i] != expected[i]) {
            fprintf(stderr, "response byte %d: expected 0x%02x, got 0x%02x\n",
                    i, expected[i], buf[i]);
            goto errout;
        }

    free(buf);
    return 0;
errout:
    free(buf);
    return 1;
}

int tc_init(off_t offset)
{
    uint8_t buf[4] = { 0, 0, 0, CTRL_INIT };

    return tc_write(offset, buf, 4);
}

int tc_next(off_t offset)
{
    uint8_t buf[4] = { 0, 0, 0, CTRL_NEXT };

    return tc_write(offset, buf, 4);
}

int tc_wait(off_t offset, uint8_t status, int *count)
{
    uint8_t buf[4];
    int i;

    for (i = 1; ; ++i) {
        if (count && (*count > 0) && (i >= *count)) {
            fprintf(stderr, "tc_wait timed out\n");
            return 1;
        }
        if (tc_read(offset, buf, 4) != 0)
            return -1;
        if (buf[3] & status) {
            if (count)
                *count = i;
            return 0;
        }
    }
}

int tc_wait_ready(off_t offset)
{
    int limit = 100000000;
    return tc_wait(offset, STATUS_READY, &limit);
}

int tc_wait_valid(off_t offset)
{
    int limit = 100000000;
    return tc_wait(offset, STATUS_VALID, &limit);
}