aboutsummaryrefslogtreecommitdiff
path: root/eim/build/Makefile
AgeCommit message (Expand)Author
2017-01-17Track changes to the core_selector generator.HEADmastercore_config_cleanupPaul Selkirk
2015-12-14add makefile 'distclean' target to remove generated core selectorPaul Selkirk
2015-11-18Move core_selector config script to core/platform/common, generate project-sp...Paul Selkirk
2015-11-13Merge branch 'config_core_selector'Paul Selkirk
2015-11-12Merge branch 'modexps6'Paul Selkirk
2015-10-19integrate Pavel's new clkmgr codePaul Selkirk
2015-09-25Previous commit was incomplete.Rob Austein
2015-09-25Minor cleanup.Rob Austein
2015-09-25Configure makefile vfiles list too.Rob Austein
2015-09-23Merge branch 'modexps6' into config_core_selector_sraRob Austein
2015-07-18update lint for new ipcore modulesPaul Selkirk
2015-07-17remove .xco files from buildPaul Selkirk
2015-07-17move new modexps6 core from test to corePaul Selkirk
2015-07-17experimental modexps6 (which requires changing the read timing on all other c...Paul Selkirk
2015-06-26Track filename changes in ModExp core.Rob Austein
2015-06-18add support for verilator lintingPaul Selkirk
2015-06-10generate core_selector, probe FPGA for cores at software startupPaul Selkirk
2015-06-10add modexp_core.v to buildPaul Selkirk
2015-05-28add read/write-port version of block memories to buildPaul Selkirk
2015-05-05Add all cores to build files.Paul Selkirk
2015-04-29Cleanup: add error port.Paul Selkirk
2015-04-28Merge branch 'unimap' to 'master'.Paul Selkirk
2015-03-31Move novena_regs.v to common, fix to match other register read/write blocks.Paul Selkirk
2015-03-25integrate trng into core_selector frameworkPaul Selkirk
2015-03-17Rearrange cores.Paul Selkirk
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-10 07:17:57 +0000