summaryrefslogblamecommitdiff
path: root/src/rtl/ipcore/coregen.cgp
blob: 8bc2e7069292a17aac26c87769cfd49d7c92faab (plain) (tree)
1
2
3
4
5
6
7
8
9








                                              
SET busformat = BusFormatAngleBracketNotRipped
SET designentry = Verilog
SET device = xc6slx45
SET devicefamily = spartan6
SET flowvendor = Other
SET package = csg324
SET speedgrade = -3
SET verilogsim = true
SET vhdlsim = false