aboutsummaryrefslogtreecommitdiff
path: root/bench/tb_wrapper.v
AgeCommit message (Collapse)Author
2020-03-14Moved modexpng from user/shatov to core/math.Paul Selkirk
Changed all copyrights from Nordunet to Commons Conservancy, since they've been the copyright holder since the end of 2018.
2019-10-23Added missing copyright headers.Pavel V. Shatov (Meister)
2019-10-23Fixed all the testbenches to work with the latest RTL sources.Pavel V. Shatov (Meister)
2019-10-21Reworked testbench, clk_sys and clk_core can now have any ratio, notPavel V. Shatov (Meister)
necessarily 1:2. Fixed compile-time issue where ISE fails to place two DSP slices next to each other, if A and/or B cascade path(s) between then are partially connected. Basically, if cascade is used, entire bus must be connected.
2019-10-21Further work:Pavel V. Shatov (Meister)
- added core wrapper - fixed module resets across entire core (all the resets are now consistently active-low) - continued refactoring