| Age | Commit message (Expand) | Author |
|---|---|---|
| 2018-12-19 | Use primitives from core/libHEADmaster | Pavel V. Shatov (Meister) |
| 2017-08-12 | Added STM32 code to test CRT mode in hardware. | Pavel V. Shatov (Meister) |
| 2017-08-11 | Work in progress. | Pavel V. Shatov (Meister) |
| 2017-08-09 | Added 'modexpa7_' prefix to all the low-level modules in /src/rtl/pe/ to prev... | Pavel V. Shatov (Meister) |
| 2017-08-07 | * Added readme filev0.20 | Pavel V. Shatov (Meister) |
| 2017-07-25 | Trying to fix the bug during calculation of SN in systolic multiplier. | Pavel V. Shatov (Meister) |
| 2017-07-23 | Wrote top-level module. 4096-bit core with 16-tap systolic array synthesizes ... | Pavel V. Shatov (Meister) |
| 2017-07-10 | * made separate file for low-level settings | Pavel V. Shatov (Meister) |
 |
index : core/math/modexpa7 | |
| Modular exponentiation using the Artix-7 FPGA | git repositories |
| aboutsummaryrefslogtreecommitdiff |