core/hash/sha512 - Verilog implementation of the SHA-512 hash function

Age	Commit message (Collapse)	Author
2018-12-04	Added reg on output from w_mem to split long path. Adjusted when w_next is ↵clock_speed	Joachim Strömbergson
	set to update w_mem to account for delay cycle.
2018-04-25	Added pipeline cycle for t1 and t2 calculations. Updated and cleaned up the ↵	Joachim Strömbergson
	W message block scheduler to work with pipeline stage. And be less complex.
2018-04-24	Removed redundant code by fusing expression.	Joachim Strömbergson

2018-04-24	Fixing reg update signals. Fixing names.	Joachim Strömbergson

2018-04-23	Minor cleanup.	Joachim Strömbergson

2018-04-06	Added registers for t1 and t2. Updated tb to look at update vectors.	Joachim Strömbergson

2018-04-03	Changed constant declaraiton to use hex radix. Removed now redundant flag ↵	Joachim Strömbergson
	signal assignment.
2018-04-03	Connected all dangling dut ports in the core testbench. Fixed RTL code that ↵	Joachim Strömbergson
	caused event loop in Icarus. Does not change functionality.
2018-04-03	Non functional cleanups: (1) Changed name of round counter to show what is ↵	Joachim Strömbergson
	used for. (2) Fixed timescale and empty parentheses of tasks in testbenches. (3) Fixed targets in Makefile to build if needed.
2018-04-03	Added second round state to allow for one cycle propagation of t1 in a ↵	Joachim Strömbergson
	future register.
2015-12-13	whack copyrights	Paul Selkirk

2015-07-18	Adding logic to write state restore data to the state registers.	Joachim Strömbergson

2015-07-18	Adding ports in the core to do state restore. Added wires in the top to ↵	Joachim Strömbergson
	connect the state restore ports.
2014-11-20	Adding work factor processing functionality.	Joachim Strömbergson

2014-11-06	Fixes of nits in #8 found with the verilator linter.	Joachim Strömbergson

2014-09-11	Changed to asynch reset.	Joachim Strömbergson

2014-04-05	Adding source RTL files for the sha512 core.	Joachim Strömbergson