diff options
| author | Joachim StroĢmbergson <joachim@assured.se> | 2020-05-12 13:30:50 +0200 |
|---|---|---|
| committer | Joachim StroĢmbergson <joachim@assured.se> | 2020-05-12 13:30:50 +0200 |
| commit | cf6e31e92bedcdd576fd9b08ddeb910e8a62ce00 (patch) | |
| tree | 55a744fcf48aee6ae1e7c2380726cae7e2524848 /src/tb | |
| parent | d3564a0907fe14b92ab02e4da2d9f733bc32e347 (diff) | |
Minor change. variable names are easier to read.
Diffstat (limited to 'src/tb')
| -rw-r--r-- | src/tb/tb_sha1.v | 4 | ||||
| -rw-r--r-- | src/tb/tb_sha1_core.v | 4 |
2 files changed, 4 insertions, 4 deletions
diff --git a/src/tb/tb_sha1.v b/src/tb/tb_sha1.v index f454034..1bc10e8 100644 --- a/src/tb/tb_sha1.v +++ b/src/tb/tb_sha1.v @@ -216,8 +216,8 @@ module tb_sha1(); $display("sha1_ctrl_reg = 0x%01x", dut.core.sha1_ctrl_reg); $display("digest_init = 0x%01x, digest_update = 0x%01x", dut.core.digest_init, dut.core.digest_update); - $display("state_init = 0x%01x, state_update = 0x%01x", - dut.core.state_init, dut.core.state_update); + $display("init_state = 0x%01x, update_state = 0x%01x", + dut.core.init_state, dut.core.update_state); $display("first_block = 0x%01x, ready_flag = 0x%01x, w_init = 0x%01x", dut.core.first_block, dut.core.ready_flag, dut.core.w_init); $display("round_ctr_inc = 0x%01x, round_ctr_rst = 0x%01x, round_ctr_reg = 0x%02x", diff --git a/src/tb/tb_sha1_core.v b/src/tb/tb_sha1_core.v index 17416f3..ce837a1 100644 --- a/src/tb/tb_sha1_core.v +++ b/src/tb/tb_sha1_core.v @@ -134,8 +134,8 @@ module tb_sha1_core(); $display("sha1_ctrl_reg = 0x%01x", dut.sha1_ctrl_reg); $display("digest_init = 0x%01x, digest_update = 0x%01x", dut.digest_init, dut.digest_update); - $display("state_init = 0x%01x, state_update = 0x%01x", - dut.state_init, dut.state_update); + $display("init_state = 0x%01x, update_state = 0x%01x", + dut.init_state, dut.update_state); $display("first_block = 0x%01x, ready_flag = 0x%01x, w_init = 0x%01x", dut.first_block, dut.ready_flag, dut.w_init); $display("round_ctr_inc = 0x%01x, round_ctr_rst = 0x%01x, round_ctr_reg = 0x%02x", |