index
:
core/comm/uart
master
A Universal asynchronous receiver/transmitter (UART) implemented in Verilog
git repositories
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
rtl
/
uart_regs.v
Age
Commit message (
Expand
)
Author
2015-03-17
Rearrange cores.
Paul Selkirk
