1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
|
//======================================================================
//
// fmc_arbiter.v
// -------------
// Port arbiter for the FMC interface for the Cryptech
// Novena FPGA + STM32 Bridge Board framework.
//
//
// Author: Pavel Shatov
// Copyright (c) 2015, 2018 NORDUnet A/S All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
// - Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
//
// - Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution.
//
// - Neither the name of the NORDUnet nor the names of its contributors may
// be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
// IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
// PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
// TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
// NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
//======================================================================
module fmc_arbiter
(
// fmc bus
fmc_a, fmc_d,
fmc_ne1, fmc_nl, fmc_nwe, fmc_noe, fmc_nwait,
// system clock
sys_clk,
// user bus
sys_addr,
sys_wr_en,
sys_data_out,
sys_rd_en,
sys_data_in
);
//
// Parameters
//
parameter NUM_ADDR_BITS = 22;
//
// Ports
//
input wire [NUM_ADDR_BITS-1:0] fmc_a;
inout wire [ 31:0] fmc_d;
input wire fmc_ne1;
input wire fmc_nl;
input wire fmc_nwe;
input wire fmc_noe;
output wire fmc_nwait;
input wire sys_clk;
output wire [NUM_ADDR_BITS-1:0] sys_addr;
output wire sys_wr_en;
output wire [ 31:0] sys_data_out;
output wire sys_rd_en;
input wire [ 31:0] sys_data_in;
//
// Data Bus PHY
//
/* PHY is needed to control bi-directional data bus. */
wire [31: 0] fmc_d_ro; // value read from pins (receiver output)
wire [31: 0] fmc_d_di; // value drives onto pins (driver input)
fmc_d_phy #
(
.BUS_WIDTH(32)
)
d_phy
(
.buf_io(fmc_d), // <-- connect directly to top-level bi-dir port
.buf_di(fmc_d_di),
.buf_ro(fmc_d_ro),
.buf_t(fmc_noe) // <-- bus direction is controlled by STM32
);
//
// Two-Stage Synchronizer
//
(* SHREG_EXTRACT="NO" *) (* IOB="FALSE" *) reg [23: 0] fmc_a_ff1;
(* SHREG_EXTRACT="NO" *) reg [23: 0] fmc_a_ff2;
(* SHREG_EXTRACT="NO" *) (* IOB="TRUE" *) reg [31: 0] fmc_d_ro_ff1;
(* SHREG_EXTRACT="NO" *) reg [31: 0] fmc_d_ro_ff2;
(* SHREG_EXTRACT="NO" *) (* IOB="FALSE" *) reg fmc_ne1_ff1;
(* SHREG_EXTRACT="NO" *) reg fmc_ne1_ff2;
(* SHREG_EXTRACT="NO" *) (* IOB="FALSE" *) reg fmc_nwe_ff1;
(* SHREG_EXTRACT="NO" *) reg fmc_nwe_ff2;
(* SHREG_EXTRACT="NO" *) (* IOB="FALSE" *) reg fmc_nl_ff1;
(* SHREG_EXTRACT="NO" *) reg fmc_nl_ff2;
wire [23: 0] fmc_a_sync = fmc_a_ff2;
wire [31: 0] fmc_d_ro_sync = fmc_d_ro_ff2;
wire fmc_ne1_sync = fmc_ne1_ff2;
wire fmc_nwe_sync = fmc_nwe_ff2;
wire fmc_nl_sync = fmc_nl_ff2;
always @(posedge sys_clk) begin
fmc_a_ff1 <= fmc_a;
fmc_a_ff2 <= fmc_a_ff1;
fmc_d_ro_ff1 <= fmc_d_ro;
fmc_d_ro_ff2 <= fmc_d_ro_ff1;
fmc_ne1_ff1 <= fmc_ne1;
fmc_ne1_ff2 <= fmc_ne1_ff1;
fmc_nwe_ff1 <= fmc_nwe;
fmc_nwe_ff2 <= fmc_nwe_ff1;
fmc_nl_ff1 <= fmc_nl;
fmc_nl_ff2 <= fmc_nl_ff1;
end
//
// FSM
//
localparam FSM_STATE_IDLE = 4'd0;
localparam FSM_STATE_WRITE_START = 4'd1;
localparam FSM_STATE_WRITE_LATENCY_1 = 4'd2;
localparam FSM_STATE_WRITE_LATENCY_2 = 4'd3;
localparam FSM_STATE_WRITE_LATENCY_3 = 4'd4;
localparam FSM_STATE_WRITE_LATENCY_4 = 4'd5;
localparam FSM_STATE_WRITE_STOP = 4'd6;
localparam FSM_STATE_READ_START = 4'd7;
localparam FSM_STATE_READ_LATENCY_1 = 4'd8;
localparam FSM_STATE_READ_STOP = 4'd9;
reg [ 3: 0] fsm_state = FSM_STATE_IDLE;
reg [ 3: 0] fsm_state_next;
always @(posedge sys_clk)
//
fsm_state <= fsm_state_next;
//
// FSM Transition Logic
//
always @*
//
if (fmc_ne1_sync) fsm_state_next = FSM_STATE_IDLE;
else case (fsm_state)
FSM_STATE_IDLE: fsm_state_next = !fmc_nwe_sync ? FSM_STATE_WRITE_START : FSM_STATE_READ_START;
FSM_STATE_WRITE_START: fsm_state_next = FSM_STATE_WRITE_LATENCY_1;
FSM_STATE_WRITE_LATENCY_1: fsm_state_next = FSM_STATE_WRITE_LATENCY_2;
FSM_STATE_WRITE_LATENCY_2: fsm_state_next = FSM_STATE_WRITE_LATENCY_3;
FSM_STATE_WRITE_LATENCY_3: fsm_state_next = FSM_STATE_WRITE_LATENCY_4;
FSM_STATE_WRITE_LATENCY_4,
FSM_STATE_WRITE_STOP: fsm_state_next = FSM_STATE_WRITE_STOP;
FSM_STATE_READ_START: fsm_state_next = FSM_STATE_READ_LATENCY_1;
FSM_STATE_READ_LATENCY_1,
FSM_STATE_READ_STOP: fsm_state_next = FSM_STATE_READ_STOP;
default: fsm_state_next = FSM_STATE_IDLE;
endcase
//
// Output Data Latch
//
(* IOB="TRUE" *)
reg [31:0] sys_data_in_latch;
assign fmc_d_di = sys_data_in_latch;
//
// Address Latch
//
always @(posedge sys_clk)
//
if (!fmc_ne1_sync && !fmc_nl_sync)
//
sys_addr_reg <= fmc_a_sync;
//
// System Interface
//
reg [NUM_ADDR_BITS-1:0] sys_addr_reg;
reg sys_wr_en_reg = 1'b0;
reg [ 31:0] sys_data_out_reg;
reg sys_rd_en_reg = 1'b0;
assign sys_addr = sys_addr_reg;
assign sys_wr_en = sys_wr_en_reg;
assign sys_data_out = sys_data_out_reg;
assign sys_rd_en = sys_rd_en_reg;
//
// Write Enable Logic
//
always @(posedge sys_clk)
//
case (fsm_state)
FSM_STATE_WRITE_LATENCY_4: sys_wr_en_reg <= 1'b1;
default: sys_wr_en_reg <= 1'b0;
endcase
//
// Read Enable Logic
//
always @(posedge sys_clk)
//
case (fsm_state_next)
FSM_STATE_READ_START: sys_rd_en_reg <= 1'b1;
default: sys_rd_en_reg <= 1'b0;
endcase
//
// Output Data Latch
//
always @(posedge sys_clk)
//
case (fsm_state)
FSM_STATE_READ_LATENCY_1: sys_data_in_latch <= sys_data_in;
endcase
//
// Input Data Latch
//
always @(posedge sys_clk)
//
case (fsm_state)
FSM_STATE_WRITE_LATENCY_4: sys_data_out_reg <= fmc_d_ro_sync;
endcase
//
// Unused NWAIT tieoff
//
assign fmc_nwait = 1'b0;
endmodule
//======================================================================
// EOF fmc_arbiter.v
//======================================================================
|
