| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2020-01-21 | Another testbench to make sure, that the new pipelined core selector can | Pavel V. Shatov (Meister) | |
| properly pick desired core. | |||
| 2020-01-21 | New testbench with two clocks. | Pavel V. Shatov (Meister) | |
| 2018-07-05 | Added testbench to mimic STM32's FMC side. | Pavel V. Shatov (Meister) | |
 |
index : core/comm/fmc | |
| Verilog implementation of Flexible Memory Controller interface used to connect FPGA cores to STM32 MCU | git repositories |
| aboutsummaryrefslogtreecommitdiff |