| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2021-07-19 | Fixed copyright notices.HEADmaster | Pavel V. Shatov (Meister) | |
| 2020-01-21 | New FMC arbiter. FMC bus now runs at 45 MHz, while the system clock is 90 MHz, | Pavel V. Shatov (Meister) | |
| so the arbiter now does primitive synchronous clock domain crossing. | |||
| 2018-07-05 | FMC arbiter overhaul. | Pavel V. Shatov (Meister) | |
| 2015-10-29 | Initial commit | Paul Selkirk | |
 |
index : core/comm/fmc | |
| Verilog implementation of Flexible Memory Controller interface used to connect FPGA cores to STM32 MCU | git repositories |
| aboutsummaryrefslogtreecommitdiff |