aboutsummaryrefslogtreecommitdiff
path: root/src/rtl/aes.v
diff options
context:
space:
mode:
authorJoachim StroĢˆmbergson <joachim@secworks.se>2018-09-27 15:08:19 +0200
committerJoachim StroĢˆmbergson <joachim@secworks.se>2018-09-27 15:08:19 +0200
commit9af80907f9d1913cd8cb200eabe5e99cc65021a4 (patch)
treeafeb4ec1491932a0f9e42b8efde28f8c85e887a8 /src/rtl/aes.v
parentc1225cb6c9843e91f3b3dfee294fc1f9309e8212 (diff)
Added missing reset of registers. This fixes CT-01-001 FPGA.
Diffstat (limited to 'src/rtl/aes.v')
0 files changed, 0 insertions, 0 deletions