aboutsummaryrefslogtreecommitdiff
path: root/src/model
diff options
context:
space:
mode:
authorJoachim StroĢˆmbergson <joachim@secworks.se>2018-09-27 15:08:19 +0200
committerJoachim StroĢˆmbergson <joachim@secworks.se>2018-09-27 15:08:19 +0200
commit1ef4aa6654070223e91930c7e5631d8ce022490a (patch)
treeafeb4ec1491932a0f9e42b8efde28f8c85e887a8 /src/model
parentfd40ab87a7f13dd4ce6d636edd7bf7cffc265aa3 (diff)
Added missing reset of registers. This fixes CT-01-001 FPGA.
Diffstat (limited to 'src/model')
0 files changed, 0 insertions, 0 deletions