diff options
| author | Joachim StroĢmbergson <joachim@secworks.se> | 2018-09-27 15:08:19 +0200 |
|---|---|---|
| committer | Joachim StroĢmbergson <joachim@secworks.se> | 2018-09-27 15:08:19 +0200 |
| commit | 1ef4aa6654070223e91930c7e5631d8ce022490a (patch) | |
| tree | afeb4ec1491932a0f9e42b8efde28f8c85e887a8 | |
| parent | fd40ab87a7f13dd4ce6d636edd7bf7cffc265aa3 (diff) | |
Added missing reset of registers. This fixes CT-01-001 FPGA.
| -rw-r--r-- | src/rtl/aes_key_mem.v | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/src/rtl/aes_key_mem.v b/src/rtl/aes_key_mem.v index e3aec4b..07e338f 100644 --- a/src/rtl/aes_key_mem.v +++ b/src/rtl/aes_key_mem.v @@ -140,12 +140,14 @@ module aes_key_mem( if (!reset_n) begin - for (i = 0 ; i < 4 ; i = i + 1) + for (i = 0 ; i < 15 ; i = i + 1) key_mem [i] <= 128'h0; rcon_reg <= 8'h0; ready_reg <= 1'b0; round_ctr_reg <= 4'h0; + prev_key0_reg <= 128'h0; + prev_key1_reg <= 128'h0; key_mem_ctrl_reg <= CTRL_IDLE; end else |