diff options
Diffstat (limited to 'raw-wiki-dump/GitRepositories%2Fuser%2Fjs%2Ffpga_mkm')
-rw-r--r-- | raw-wiki-dump/GitRepositories%2Fuser%2Fjs%2Ffpga_mkm | 50 |
1 files changed, 50 insertions, 0 deletions
diff --git a/raw-wiki-dump/GitRepositories%2Fuser%2Fjs%2Ffpga_mkm b/raw-wiki-dump/GitRepositories%2Fuser%2Fjs%2Ffpga_mkm new file mode 100644 index 0000000..54f5d06 --- /dev/null +++ b/raw-wiki-dump/GitRepositories%2Fuser%2Fjs%2Ffpga_mkm @@ -0,0 +1,50 @@ +{{{ +#!htmlcomment + +This page is maintained automatically by a script. Don't modify this page by hand, +your changes will just be overwritten the next time the script runs. Talk to your +Friendly Neighborhood Repository Maintainer if you need to change something here. + +}}} + +{{{ +#!html +<h1>fpga-mkm</h1> + +<h2>Introduction</h2> + +<p>This core implements a FPGA based, active Master Key Memory (MKM).</p> + +<p>The memory provides access control, anti-remanence functionality and +tamper detection protection with ns zeriosation latency.</p> + +<p>The target FPGA family is the Lattice iCE40 that can be kept in stand-by +with a small battery. The target design flow is the +[http://www.clifford.at/icestorm/ "Project IceStorm"] fully open source +Verilog-to-Bitstream flow for iCE40 FPGAs.</p> + +<p>The core provides a SPI slave interface for connectivity and one or more +tamper event inputs. Finally there might be a LED that provides +status. At least during debugging.</p> + +<h2>Status</h2> + +<p>SPI slave interface to send and receive bytes has been implemented and +somewhat verified. Command parser and response handler that talks to the +SPI slave has been started, but not been completed.</p> + +<p>The memory with the tamper respons has been implemented, but not yet +been verified.</p> + +<p>Toolchain etc has been setup for the ICEstick.</p> + +<h2>Implementation details</h2> + +<h2>Implementation results</h2> + +<p>TBW.</p> +}}} + +[[RepositoryIndex(format=table,glob=user/js/fpga_mkm)]] + +|| Clone `https://git.cryptech.is/user/js/fpga_mkm.git` || |