blob: 5c7d4d2a67ed09b2303ebf1b6943761b787dce1a (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
{{{
#!htmlcomment
This page is maintained automatically by a script. Don't modify this page by hand,
your changes will just be overwritten the next time the script runs. Talk to your
Friendly Neighborhood Repository Maintainer if you need to change something here.
}}}
{{{
#!html
<h1>toggle</h1>
<h2>Introduction</h2>
<p>This repo contains a simple deign that toggles an ouput pin. The toggle
is in sync with the given sys_clk, but the toggle circuit divides down
the clock. The divisor is build time defined.</p>
<p>The design is used in the Cryptech FPGA design to observe internal
clock frequencies.</p>
<h2>Status</h2>
<p>Has been simulated with Icarus Verilog.</p>
}}}
[[RepositoryIndex(format=table,glob=user/js/toggle)]]
|| Clone `https://git.cryptech.is/user/js/toggle.git` ||
|
