blob: 54f5d061ebce2755436edf5a0afbb2fec79708da (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
{{{
#!htmlcomment
This page is maintained automatically by a script. Don't modify this page by hand,
your changes will just be overwritten the next time the script runs. Talk to your
Friendly Neighborhood Repository Maintainer if you need to change something here.
}}}
{{{
#!html
<h1>fpga-mkm</h1>
<h2>Introduction</h2>
<p>This core implements a FPGA based, active Master Key Memory (MKM).</p>
<p>The memory provides access control, anti-remanence functionality and
tamper detection protection with ns zeriosation latency.</p>
<p>The target FPGA family is the Lattice iCE40 that can be kept in stand-by
with a small battery. The target design flow is the
[http://www.clifford.at/icestorm/ "Project IceStorm"] fully open source
Verilog-to-Bitstream flow for iCE40 FPGAs.</p>
<p>The core provides a SPI slave interface for connectivity and one or more
tamper event inputs. Finally there might be a LED that provides
status. At least during debugging.</p>
<h2>Status</h2>
<p>SPI slave interface to send and receive bytes has been implemented and
somewhat verified. Command parser and response handler that talks to the
SPI slave has been started, but not been completed.</p>
<p>The memory with the tamper respons has been implemented, but not yet
been verified.</p>
<p>Toolchain etc has been setup for the ICEstick.</p>
<h2>Implementation details</h2>
<h2>Implementation results</h2>
<p>TBW.</p>
}}}
[[RepositoryIndex(format=table,glob=user/js/fpga_mkm)]]
|| Clone `https://git.cryptech.is/user/js/fpga_mkm.git` ||
|
