blob: e5c6fc336db86010da128a73b734741b9b5cf92d (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
{{{
#!htmlcomment
This page is maintained automatically by a script. Don't modify this page by hand,
your changes will just be overwritten the next time the script runs. Talk to your
Friendly Neighborhood Repository Maintainer if you need to change something here.
}}}
{{{
#!html
<h1>eim</h1>
<p>Verilog implementation of the eim interface used to connect FPGA cores
to the Freescale i.MX6 CPU.</p>
}}}
[[RepositoryIndex(format=table,glob=core/comm/eim)]]
|| Clone `https://git.cryptech.is/core/comm/eim.git` ||
|
