markdown/PostAlphaPlan.md


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71


The core dev team had a design meeting in Berlin after the alpha workshop. We came up with a plan for the hardware and the software work for the next few months:
Hardware
Revision 04
This is targeted for the mid-flight revision in the 50 board order from propoint. For practical reasons, we should limit ourselves to bugfixes and other "low risk" changes for this release.

On-board battery (super-cap, long battery life etc, battery outside the tamper boundary etc)
Next generation USB based on Stuges daughter board work
Support higher clock speeds
Proposed: pull out 2 more UARTS from the STM32 to support memory-card readers and pin-entry devices

Revision 05

Power instrumentation
EMC
Tamper revisions??

Software
The software plan is divided into 3 parts: "now", "next week" and "next month". These are labels, not a time frame. The "now" list represents stuff that is currently seeing active work. We move stuff from "next week" to "now" and from "next month" to "next week" as part of our planning process (at the engineering calls).
Now

CLI updates [Done, but waiting on a BSD-friendly license]
rewrite keystore code to support larger keysizes and more slots [Done]
multi-core resource management [Done]
finish verilog EC point multiplier [Done]
increase clock speed
openssl engine [Done]
debug log [Mechanism done, nothing using it yet]
usb driver matching rev04 usb updates

Next Week

GOST drivers
key backup [Done]
SHA3
ECDSA verilog [Done]
build system configuration management
real documentation: user, admin and dev manuals
Python RPC client [Done]
set time and date from CLI

Next Month

25519 verilog
design papers
doxygen
m of n
notify ARM and FPGA of tamper events
secure channel
ECDH
AES drivers
audit logging

Eventually

Profiling [Mechanism done]