Import Cryptech wiki dump

1 files changed, 238 insertions, 0 deletions

diff --git a/raw-wiki-dump/AlphaBoardComponents b/raw-wiki-dump/AlphaBoardComponents
new file mode 100644
index 0000000..eb62593
--- /dev/null
+++ b/raw-wiki-dump/AlphaBoardComponents
@@ -0,0 +1,238 @@
+= !CrypTech Alpha Board BOM and PCB design requirement sketch =

+This document contains a list of component level description and requirements for the Crypteh Alpha board.[[BR]]

+The document is to be used as a BOM (Bill Of Materials) and PCB design requirement description for discussing with PCB designers on what we want to have designed.[[BR]]

+The block diagram for the Alpha board can be seen at: [wiki:Hardware]

+

+The Alpha board basically consists of three major sub systems:[[BR]]

+1. '''The FPGA Sub System'''[[BR]]

+   Used to implement !CrypTech crypto/security cores accessible by the CPU as coprocessors.[[BR]]

+

+2. '''The CPU Sub System'''[[BR]]

+   Talks to host systems and handles incoming commands. Basically implements the application interface.

+   Controls the FPGA Sub System. The CPU Sub System is heavily inspired/based on the CPU parts of the Novena and the iMX6 Rex boards.[[BR]]

+

+3. '''The Tamper Detect Sub System'''[[BR]]

+   Responsible for implementing tamper detection and control/alarm as a separate functionality from the CPU.

+   On the Alpha board this system is fairly simplistic. But we want to at least have a minor MCU that can run

+   independently on battery power and control the Master Key Memory (MKM). detect external events and generate

+   alarms. This allows us to start developing and reason about tamper detection and monitoring separately from the CPU.

+

+The Alpha board should preferably be a single board with all three sub systems on the same board.

+

+We are currently using the [http://www.kosagi.com/w/index.php?title=Novena_Main_Page Novena] board, and the Alpha board CPU Sub System functionality from is based on the Novena. We also have a trust in the [http://www.imx6rex.com/ "iMX6 Rex"] board. Using the the Novena and/or iMX6 Rex as basis for the Alpha board design might (should) be a good way forward.

+

+

+=== Authors and timeline/revision history ===

+Joachim Strömbergson, Fredrik Thulin

+

+* 2015-03-25: Updates from group and maillist discussions. Sync with the diagram.

+* 2015-03-16: Updates from group discussions.

+* 2015-03-09: Work started. Initial versions with headers for all blocks.

+

+

+= FPGA Sub System =

+

+===  FPGA ===

+The board should be equipped with a Xilinx Artix-7 200T FPGA device, more specifically XC7A200T FBG484 speed grade -3.

+* [http://www.xilinx.com/products/silicon-devices/fpga/artix-7.html Xilinx Artix-7 XC7A200T FBG484.][[BR]]

+* [http://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf Product family overview][[BR]]

+

+The FPGA pad layout should be compatible with the Xilinx Artix-7 FGG484 used by XC7A100T and XC7A75T.

+

+

+=== FPGA Clocking and Reset ===

+* There should be a separate clock, fpga_clk, for the FPGA that starts providing a clock signal at power up. The base frequency for fpga_clk should be 50 MHz. 

+* There should be a separate reset circuitry for the FPGA that resets the FPGA at power up and make the FPGA read the configuration from the confguration memory.

+* The ARM CPU should be able to reset the FPGA to force it reload the confiuration from configuration memory. The CPUY should be able to reset the FPGA by asserting a GPIO. The ability of the CPU to force reset should be possible to remove by removing a jumper.

+

+

+=== FPGA CPU Interface ===

+* The FPGA is connected to the CPU using the i.MX6 EIM interface.

+* The data width is 16 bits.

+* The address width is 24 bits.

+* The data bus and address bus should be separate buses between the CPU and the FPGA.

+* The clock frequency of the EIM interface layout should support 66 MHz clock frequency.

+* There should be at least three separate digital signals connected between the FPGA and GPIOs on the CPU to be able to send interrupt/events from the FPGA to the CPU. Things like RSA operation completed to internal alarms. (Slow signals.)

+

+

+=== FPGA Debug Interface ===

+* The FPGA JTAG interface should be available on a header. The header shall be compatible with the [http://www.xilinx.com/support/documentation/data_sheets/ds593.pdf Xilinx Platform Cable USB II].

+

+

+=== FPGA Extras ===

+* 8 LEDs connected to output pins on the FPGA. For general debug uses.

+* 4 LEDs connected to output pins on the FPGA. For heartbeat and status signalling.

+* 100-mil header with VCC+GND+8 pins connected to pins on the FPGA for general input/output. Slow speed, 3v3 TTL. Some ESD protection would be considered good.

+

+

+=== FPGA Configuration and Configuration Memory ===

+* The FPGA should read it's bitstream from the FPGA config memory by itself (Master mode).

+* The FPGA is connected to the config memory with an SPI interface.

+

+* The ARM CPU should be able to download a bitstream into config memory by stealing the SPI interface.

+* The ability to steal the SPI interface is implemented using a transparent MUX controlled by the CPU. The MUX control and the SPI interface to the MUX from the CPU should be possible to remove by removing jumper for the signals mux_ctrl, MISO, MOSI, MCLK.

+

+* Suggestion for FPGA config memory is [http://www.micron.com/parts/nor-flash/serial-nor-flash/m25p128-vme6gb "M25P128 EEPROM from Micron"], with a jumper controlling the write-enable pin.

+* Suggested MUX is the Quad 2-channel Analog Switch: ON Semi. MC14551B [http://www.onsemi.com/pub_link/Collateral/MC14551B-D.PDF]

+

+

+=== External RAM and Flash ===

+No external RAM or Flash memories for FPGA application functionality shall be present and is connected to the FPGA on the Alpha board.

+

+

+=== Master Key Memory ===

+* The Master Key Memory (MKM) is a serial SRAM memory.

+* The MKM is connected to the FPGA with a SPI interface.

+  The MKM is connected to the Tamper Sub System with the same SPI interface.

+* The FPGA can read and write to the memory.

+* The Tamper Sub System controller can read and writeto the memory. Optionally the MISO input wire to the Tamper Sub System can be tied low by setting using a jumper. This should cause the tamper controller to only read zeros from the memory and thus only be able to write to the memory. The Tamper Sub System Controller has strict priority over the CPU. Basically an external switch between the memory, the controller and CPU.

+* The MKM is powered by a separate power supply using a CR2032 cell battery. The VCC pin connected to the battery should be under control from the Tamper Sub System controller. A transistor or analog switch controlled by the Tamper Sub System controller.

+

+Suggested components for the MKM and the switch:

+* Memory: Microchip serial SRAM. 23A640, 8 kByte, 8-TSSOP or 8-SOIC

+[http://ww1.microchip.com/downloads/en/DeviceDoc/22127a.pdf][[BR]]

+

+* Quad 2-channel Analog Switch: ON Semi. MC14551B

+[http://www.onsemi.com/pub_link/Collateral/MC14551B-D.PDF]

+

+

+=== Entropy Sources ===

+* The avalanche noise entropy source should be implemented according to [attachment:alpha_board_noise_source.pdf existing schematics].

+* The noise source should have a shielding can and suitable ground plane etc. to keep radiation of entropy bits as low as possible.

+* The "12-15v stable" VCC should be controllable by the FPGA (enable/disable  controlled by output pin on FPGA) to increase life time of components.

+  Power requirements for this VCC is < 100 mA (needs measuring, but probably < 50 mA).

+

+

+= Processor Sub System =

+

+=== CPU ===

+The main CPU is a ST Microelectronics STM32F429BIT6 Cortex-M4 based MCU running at 180 MHz. The package used is the 208 pin LQFP.

+* [http://www.st.com/st-web-ui/static/active/en/resource/technical/document/reference_manual/DM00031020.pdf Reference Manual] (pdf)

+* [http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/DM00077036.pdf Product Specification] (pdf)

+* [http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/DM00077036.pdf Data Sheet] (pdf)

+

+

+=== Host Interface ===

+* USB interface. USB 2.0 Full Speed compliant.

+* USB interface implemented using an external USB-UART interface chip connected to a high speed (3 Mbps capable) UART interface on the CPU.

+* Suggested USB-UART component:

+* http://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232H.pdf

+* LQPF48 packaging

+

+

+=== Authenticator, Management and Backup Interface ===

+* USB interface. USB 2.0 Full Speed compliant.

+* USB interface implemented using an external USB-UART interface chip connected to a high speed (3 Mbps capable) UART interface on the CPU.

+* Suggested USB-UART component:

+* http://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232H.pdf

+* LQPF48 packaging

+

+

+=== External Storage ===

+* SD Card connected as Micro SD card with 4 bit data interface (like the Novena.)

+* Support for at least 2 GByte.

+

+

+=== External RAM ===

+The STM32 CPU supports two separate SDRAM banks. We use both of them with as big SDRAM chips we can find for each bank. The chip used is 64 MByte for a total of 128 Mbyte RAM.

+* [http://www.issi.com/WW/pdf/42-45R-S-32160F.pdf "ISSI IS45S32160F 64 MByte SDRAM with 32 bit data interface"]

+

+

+=== Real Time Clock ===

+* Battery backed RTC with calendar/date information.

+  Connected to the CPU via serial, SPI or other interface.

+* Suggested chip: Microchip MCP79411 or MCP79412 connected to the CPU via I2C.

+  [http://www.microchip.com/wwwproducts/Devices.aspx?product=MCP79411][[BR]]

+  [http://ww1.microchip.com/downloads/en/DeviceDoc/20002266G.pdf][[BR]]

+  This chip requires an external 32 kHz crystal.

+* Note: these chips contain per chip unique IDs as well as small EEPROM memory that can be memory protected.

+

+

+=== Keystore ===

+* The keystore memory is a non volatile memory (NVRAM, EEPROM, Flash) with size of at least 8 MByte

+* The keystore memory is connected to the CPU via a separate SPI interface.

+

+

+=== CPU Debug port ===

+* CPU JTAG on header.

+

+

+=== CPU Misc ===

+* Four LEDs conneced to the GPIOs on the CPU to allow heartbeat as well as status and debug signalling.

+* We want 8 general I/Os with direction controlled by the CPU. The I/O:s should be present on a header. One purpose for these I/O:s is to connect:

+* Keypad and LCD display

+* Smartcart reader via I2C

+* Bitbanged serial port for debugging

+

+We may implement this keypad, smartcard reader and display using a simple MCU based board.

+

+

+=== CPU Interfaces Needed ===

+SPI Interfaces

+* FPGA Config memory

+* Key storage memory

+* Master Key memory

+

+FPGA Interface

+* EIM interface

+

+Asynch serial ports (UARTs)

+* Host interface (high speed)

+* Management interface (high speed)

+* Tamper Sub System

+

+Memory Interfaces

+* DDR3

+* External SD Flash memory

+

+GPIOs

+* 3 signals from FPGA to CPU for signalling

+* 1 signal from CPU to FPGA reset circuit to force reset

+* 1 signal from CPU to FPGA confgig mem mux for control

+* 3 signals from Tamper Sub System controller to CPU

+

+

+= Tamper Sub System =

+The Tamper Sub System on the Alpha Board is simplistic and does not do a lot of detection. But the sub system should be there to allow us to test and develop tamper detection mechanisms.

+

+=== Tamper Sub System Controller ===

+* A simple 8-bit MCU. Atmel AVR.

+* Suggested chip: ATTINY828R-AU. Has 28 GPIOs which is definitely more than we've used for this design.

+* The Tamper Detection Sub System Controlller may need a separate 32 kHz crystal for periodical wake up.

+  (The MCU should be able to wake up based on internal clock source.)

+* The JTAG interface for debug and firmware download should be accessible via a header.

+* The MCU should at least have four LEDs under GPIO control to allow heartbeat, status and debug signalling.

+

+

+=== CPU interface ===

+* A simple serial (UART) interface between the CPU and the controller. The serial interface can be removed by removing jumpers.

+* One or a couple separate signals for event signalling from the Tamper Detection Sub System to the CPU Sub System. Slow speed 3V3 LVTTL.

+

+

+=== Tamper Detection Mechanisms ===

+* A separate push button connected to the controller.

+* Possibly using the internal temperature detection in the MCU.

+* At least four digital input pins on a header for four different digital (HIGH) tamper detection mechanisms.

+* At least two digital output pins on a header for four different digital (HIGH) tamper alarms.

+

+

+=== Tamper Power Supply ===

+* Battery backed. CR2032 cell battery.

+

+

+= Board Form Factor and Power Supply =

+== Form factor ==

+Reasonable small to easily fit all functionality

+Holes to allow mounting the boards using board distances.

+

+== Power Supply ==

+Power Supply similar to the Power Supply on the Novena.

+7-19V nominal range. 2.5A typical. Max 3A at 12V.

+

+The board is powered from 18V (or 24V) DC from a standard external power supply.

+It should be possible to power the board with a external 110V AC at 60 Hz and 230V AC at 50 Hz.

+

+The on board power supply block should provide a number of voltage supplies needed by the board. We need at least 5V, 3.3V, 2.5V 1.8V, 1.375V.

+We also need a stable, low noise 12V voltage supply to power the Cryptech Avalanche noise source.

+

+The board designer should provide information about the power consumtion for the board. What is the current required at 12V?