1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
|
//======================================================================
//
// Copyright (c) 2019, NORDUnet A/S All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
// - Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
//
// - Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution.
//
// - Neither the name of the NORDUnet nor the names of its contributors may
// be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
// IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
// PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
// TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
// NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
//======================================================================
module modexpng_tdp_36k_x16_x32_wrapper_xilinx
(
clk, clk_bus,
ena, wea,
addra, dina, douta,
enb, regceb,
addrb, doutb
);
//
// Headers
//
`include "modexpng_parameters.vh"
//
// Ports
//
input clk;
input clk_bus;
input ena;
input wea;
input [BANK_ADDR_W + BUS_OP_ADDR_W -1:0] addra;
input [ BUS_DATA_W -1:0] dina;
output [ BUS_DATA_W -1:0] douta;
input enb;
input regceb;
input [BANK_ADDR_W + OP_ADDR_W -1:0] addrb;
output [ WORD_W -1:0] doutb;
//
// BRAM_TDP_MACRO
//
BRAM_TDP_MACRO #
(
.DEVICE ("7SERIES"),
.BRAM_SIZE ("36Kb"),
.WRITE_WIDTH_A (BUS_DATA_W),
.READ_WIDTH_A (BUS_DATA_W),
.WRITE_WIDTH_B (WORD_W),
.READ_WIDTH_B (WORD_W),
.DOA_REG (0),
.DOB_REG (1),
.WRITE_MODE_A ("READ_FIRST"),
.WRITE_MODE_B ("READ_FIRST"),
.SRVAL_A (36'h000000000),
.SRVAL_B (36'h000000000),
.INIT_A (36'h000000000),
.INIT_B (36'h000000000),
.INIT_FILE ("NONE"),
.SIM_COLLISION_CHECK ("NONE")
)
BRAM_TDP_MACRO_inst
(
.RSTA (1'b0),
.RSTB (1'b0),
.CLKA (clk_bus),
.ENA (ena),
.REGCEA (1'b0),
.WEA ({4{wea}}),
.ADDRA (addra),
.DIA (dina),
.DOA (douta),
.CLKB (clk),
.ENB (enb),
.REGCEB (regceb),
.WEB ({2{1'b0}}),
.ADDRB (addrb),
.DIB ({WORD_W{1'b0}}),
.DOB (doutb)
);
endmodule
|
