aboutsummaryrefslogtreecommitdiff
path: root/rtl/modexpng_recombinator_cell.v
AgeCommit message (Collapse)Author
2020-02-11More elegant way to do partial product recombination:Pavel V. Shatov (Meister)
* take advantage of the cascade paths between DSP slices * decrease latency of operation
2020-02-03New partial product recombination algorithm.Pavel V. Shatov (Meister)
2020-01-30This commit accomodates the changes made to DSP slice wrappers and also fixesPavel V. Shatov (Meister)
the subtle math overflow bug introduced while switching to DSP-based partial multiplication product recombination.
2020-01-21Refactored MMM recombinator module, accomodated the changes in DSP slicePavel V. Shatov (Meister)
wrapper names.
2019-10-23Added missing copyright headers.Pavel V. Shatov (Meister)
2019-10-21Entire CRT signature algorithm works by now.Pavel V. Shatov (Meister)
Moved micro-operations handler into a separate module file, this way we don't have any synthesized stuff in the top-level module, just instantiations. This is more consistent from the design partitioning point of view. Btw, Xilinx claims their tools work better that way too, but who knows... Added optional simulation-only code to assist debugging. Un-comment the ENABLE_DEBUG `define in 'rtl/modexpng_parameters.vh' to use, but don't ever try to synthesize the core with debugging enabled.
2019-10-01Redesigned core architecture, unified bank structure. All storage blocks nowPavel V. Shatov (Meister)
have eight 4kbit entries and occupy one 36K BRAM tile.
2019-10-01Major rewrite (different core hierarchy, buses, wrappers, etc).Pavel V. Shatov (Meister)