| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2020-01-20 | * DSP slices now have two use modes: MULT and ADD/SUB | Pavel V. Shatov (Meister) | |
| * cosmetic rename of Verilog include file | |||
 |
index : user/shatov/modexpng | |
| "Next-generation" modular exponentiation using the specialized DSP slices present in the Artix-7 FPGA | git repositories |
| aboutsummaryrefslogtreecommitdiff |