aboutsummaryrefslogtreecommitdiff
path: root/src/rtl
diff options
context:
space:
mode:
authorJoachim StroĢˆmbergson <joachim@secworks.se>2018-09-28 12:23:07 +0200
committerJoachim StroĢˆmbergson <joachim@secworks.se>2018-09-28 12:23:07 +0200
commit9619025dff8a3a28dea0bc9379f8e33cea1c48dd (patch)
tree04db6d78411f577130f99e9c4be60dc271c294e6 /src/rtl
parentd832fcd65677d54b23dce2f08fd7208c21e50564 (diff)
Some whitespace cleanup.
Diffstat (limited to 'src/rtl')
-rw-r--r--src/rtl/keywrap_mkmif.v52
1 files changed, 26 insertions, 26 deletions
diff --git a/src/rtl/keywrap_mkmif.v b/src/rtl/keywrap_mkmif.v
index 31b7c09..0399a04 100644
--- a/src/rtl/keywrap_mkmif.v
+++ b/src/rtl/keywrap_mkmif.v
@@ -39,24 +39,24 @@
//======================================================================
module keywrap_mkmif (
- input wire clk,
- input wire reset_n,
-
- output wire mkm_spi_sclk,
- output wire mkm_spi_cs_n,
- input wire mkm_spi_do,
- output wire mkm_spi_di,
-
- input wire init,
- input wire read,
- input wire write,
- input wire key_status,
- output wire ready,
-
- input wire [31 : 0] wr_status,
- output wire [31 : 0] rd_status,
- input wire [255 : 0] wr_key,
- output wire [255 : 0] rd_key
+ input wire clk,
+ input wire reset_n,
+
+ output wire mkm_spi_sclk,
+ output wire mkm_spi_cs_n,
+ input wire mkm_spi_do,
+ output wire mkm_spi_di,
+
+ input wire init,
+ input wire read,
+ input wire write,
+ input wire key_status,
+ output wire ready,
+
+ input wire [31 : 0] wr_status,
+ output wire [31 : 0] rd_status,
+ input wire [255 : 0] wr_key,
+ output wire [255 : 0] rd_key
);
@@ -118,14 +118,14 @@ module keywrap_mkmif (
//----------------------------------------------------------------
// Wires.
//----------------------------------------------------------------
- reg mkm_init_op;
- reg mkm_read_op;
- reg mkm_write_op;
- wire mkm_ready;
- wire mkm_valid;
- reg [15 : 0] mkm_addr;
- reg [31 : 0] mkm_write_data;
- wire [31 : 0] mkm_read_data;
+ reg mkm_init_op;
+ reg mkm_read_op;
+ reg mkm_write_op;
+ wire mkm_ready;
+ wire mkm_valid;
+ reg [15 : 0] mkm_addr;
+ reg [31 : 0] mkm_write_data;
+ wire [31 : 0] mkm_read_data;
//----------------------------------------------------------------