blob: af80205a144923fe4ddb9f4dbc8ca0d21b505289 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
|
EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
EELAYER 27 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 14 27
Title "rev02_12"
Date "15 10 2016"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 12700 5600 0 42 ~ 12
CS pull-up to disable MKM by\ndefault (allows programming\nof AVR)
Text Notes 11400 3800 0 84 ~ 12
Master Key Memory
Text Notes 3400 2700 0 84 ~ 12
SPI mux controlling access to the MKM.\nNormally, the FPGA has R/W access to the MKM but on a\ntamper event the tamper detect MCU (AVR) will grab access\nto the MKM and erase the contents.
Text Notes 7800 6100 0 42 ~ 12
Make AVR unable to read the\nMKM by installing this jumper
Text Notes 3900 5900 0 42 ~ 12
AVR access default\ndisabled through pull-up
Text Notes 3800 7000 0 42 ~ 12
FPGA access default\nenabled through pull-down
Text Notes 13630 10230 0 84 ~ 12
Master Key Memory
Text Notes 11890 4940 0 60 ~ 12
U12
Text Notes 11760 6540 0 60 ~ 12
23K640-I/SN
Text Label 10540 4830 0 70 ~
4.7k
Text Label 9740 4840 0 70 ~
4.7k
Text Label 2490 4900 0 70 ~
0.1uF
Text Label 11600 4400 0 70 ~
0.1uF
Text Notes 7500 6200 1 60 ~ 12
JP6
Text Notes 5120 4720 0 60 ~ 12
R80
Text Label 5110 4810 0 70 ~
4.7k
Text Notes 5270 7070 2 60 ~ 12
R81
Text Label 5110 7260 0 70 ~
4.7k
Text Notes 5500 5080 0 60 ~ 12
IC4
$Comp
L GND #PWR?58023F8C
U 1 1 58023F8C
P 11300 6500
F 0 "GND_87" H 11300 6500 20 0000 C CNN
F 1 "+GND" H 11300 6430 30 0000 C CNN
F 2 "" H 11300 6500 70 0000 C CNN
F 3 "" H 11300 6500 70 0000 C CNN
1 11300 6500
1 0 0 -1
$EndComp
$Comp
L 3V3_BATT #PWR?58023F8B
U 1 1 58023F8B
P 11300 4200
F 0 "3V3_BATT_8" H 11300 4200 20 0000 C CNN
F 1 "+3V3_BATT" H 11300 4130 30 0000 C CNN
F 2 "" H 11300 4200 70 0000 C CNN
F 3 "" H 11300 4200 70 0000 C CNN
1 11300 4200
1 0 0 -1
$EndComp
$Comp
L 3V3_BATT #PWR?58023F8A
U 1 1 58023F8A
P 3300 4100
F 0 "3V3_BATT_9" H 3300 4100 20 0000 C CNN
F 1 "+3V3_BATT" H 3300 4030 30 0000 C CNN
F 2 "" H 3300 4100 70 0000 C CNN
F 3 "" H 3300 4100 70 0000 C CNN
1 3300 4100
1 0 0 -1
$EndComp
$Comp
L 3V3_BATT #PWR?58023F89
U 1 1 58023F89
P 10800 4200
F 0 "3V3_BATT_10" H 10800 4200 20 0000 C CNN
F 1 "+3V3_BATT" H 10800 4130 30 0000 C CNN
F 2 "" H 10800 4200 70 0000 C CNN
F 3 "" H 10800 4200 70 0000 C CNN
1 10800 4200
1 0 0 -1
$EndComp
$Comp
L GND #PWR?58023F88
U 1 1 58023F88
P 11500 4700
F 0 "GND_88" H 11500 4700 20 0000 C CNN
F 1 "+GND" H 11500 4630 30 0000 C CNN
F 2 "" H 11500 4700 70 0000 C CNN
F 3 "" H 11500 4700 70 0000 C CNN
1 11500 4700
1 0 0 -1
$EndComp
$Comp
L GND #PWR?58023F87
U 1 1 58023F87
P 7600 6400
F 0 "GND_89" H 7600 6400 20 0000 C CNN
F 1 "+GND" H 7600 6330 30 0000 C CNN
F 2 "" H 7600 6400 70 0000 C CNN
F 3 "" H 7600 6400 70 0000 C CNN
1 7600 6400
1 0 0 -1
$EndComp
$Comp
L GND #PWR?58023F86
U 1 1 58023F86
P 3300 5200
F 0 "GND_90" H 3300 5200 20 0000 C CNN
F 1 "+GND" H 3300 5130 30 0000 C CNN
F 2 "" H 3300 5200 70 0000 C CNN
F 3 "" H 3300 5200 70 0000 C CNN
1 3300 5200
1 0 0 -1
$EndComp
$Comp
L GND #PWR?58023F85
U 1 1 58023F85
P 5000 7500
F 0 "GND_91" H 5000 7500 20 0000 C CNN
F 1 "+GND" H 5000 7430 30 0000 C CNN
F 2 "" H 5000 7500 70 0000 C CNN
F 3 "" H 5000 7500 70 0000 C CNN
1 5000 7500
1 0 0 -1
$EndComp
$Comp
L 3V3_BATT #PWR?58023F84
U 1 1 58023F84
P 5000 4100
F 0 "3V3_BATT_11" H 5000 4100 20 0000 C CNN
F 1 "+3V3_BATT" H 5000 4030 30 0000 C CNN
F 2 "" H 5000 4100 70 0000 C CNN
F 3 "" H 5000 4100 70 0000 C CNN
1 5000 4100
1 0 0 -1
$EndComp
$Comp
L 3V3_BATT #PWR?58023F83
U 1 1 58023F83
P 10100 4220
F 0 "3V3_BATT_12" H 10100 4220 20 0000 C CNN
F 1 "+3V3_BATT" H 10100 4150 30 0000 C CNN
F 2 "" H 10100 4220 70 0000 C CNN
F 3 "" H 10100 4220 70 0000 C CNN
1 10100 4220
1 0 0 -1
$EndComp
Wire Wire Line
11300 6100 11300 6500
Wire Wire Line
11400 6100 11300 6100
Wire Wire Line
11500 4600 11500 4700
Wire Wire Line
7600 6300 7600 6400
Wire Wire Line
3300 5100 3300 5200
Wire Wire Line
3300 5000 3300 5100
Wire Wire Line
2900 4900 2900 5100
Wire Wire Line
3300 5100 2900 5100
Wire Wire Line
5000 7400 5000 7500
Wire Wire Line
11400 5700 10800 5700
Wire Wire Line
10800 5000 10800 5700
Wire Wire Line
11400 5600 10100 5600
Text Label 10100 5600 0 70 ~
MKM_SCK
Wire Wire Line
6500 5300 6300 5300
Wire Wire Line
6500 5300 6500 6400
Wire Wire Line
6500 6400 6300 6400
Wire Wire Line
7000 5300 6500 5300
Text Label 7000 5300 0 70 ~
MKM_SCK
Wire Wire Line
11400 5500 10100 5500
Text Label 10100 5500 0 70 ~
MKM_MOSI
Wire Wire Line
6600 6500 6300 6500
Wire Wire Line
6600 5400 6600 6500
Wire Wire Line
6600 5400 6300 5400
Wire Wire Line
7000 5400 6600 5400
Text Label 7000 5400 0 70 ~
MKM_MOSI
Wire Wire Line
11400 5400 10500 5400
Text Label 10140 5400 0 70 ~
MKM_CS_N
Wire Wire Line
6400 6300 6300 6300
Wire Wire Line
6400 5200 6400 6300
Wire Wire Line
6400 5200 6300 5200
Wire Wire Line
7000 5200 6400 5200
Text Label 7000 5200 0 70 ~
MKM_CS_N
Wire Wire Line
13150 5200 12800 5200
Text Label 12800 5200 0 70 ~
MKM_MISO
Wire Wire Line
5300 6600 5200 6600
Wire Wire Line
5200 5500 5200 6600
Wire Wire Line
5300 5500 5200 5500
Wire Wire Line
5200 5500 4800 5500
Text Label 4800 5500 0 70 ~
MKM_MISO
Wire Wire Line
11400 5200 11300 5200
Wire Wire Line
11300 4300 11300 5200
Wire Wire Line
11300 4200 11300 4300
Wire Wire Line
11500 4300 11300 4300
Wire Wire Line
3300 4100 3300 4300
Wire Wire Line
3300 4300 2900 4300
Wire Wire Line
2900 4300 2900 4600
Wire Wire Line
3300 4300 3300 4400
Wire Wire Line
10800 4200 10800 4600
Wire Wire Line
5000 4100 5000 4600
Wire Wire Line
10100 4220 10100 4620
Wire Wire Line
5000 5700 4550 5700
Wire Wire Line
5300 5700 5000 5700
Wire Wire Line
5000 5000 5000 5700
Text Label 4550 5700 0 70 ~
MKM_CONTROL_AVR_ENA
Wire Wire Line
5300 5300 4800 5300
Text Label 4800 5300 0 70 ~
MKM_AVR_SCK
Wire Wire Line
5300 6300 4610 6300
Text Label 4610 6300 0 70 ~
MKM_FPGA_CS_N
Wire Wire Line
5300 5200 4800 5200
Text Label 4800 5200 0 70 ~
MKM_AVR_CS_N
Wire Wire Line
5300 6500 4610 6500
Text Label 4610 6500 0 70 ~
MKM_FPGA_MOSI
Wire Wire Line
5300 5400 4800 5400
Text Label 4800 5400 0 70 ~
MKM_AVR_MOSI
Wire Wire Line
6500 6600 6300 6600
Text Label 6500 6600 0 70 ~
MKM_FPGA_MISO
Wire Wire Line
7600 5500 6300 5500
Wire Wire Line
7800 5500 7600 5500
Wire Wire Line
7600 5500 7600 5700
Text Label 7800 5500 0 70 ~
MKM_AVR_MISO
Wire Wire Line
5300 6400 4610 6400
Text Label 4610 6400 0 70 ~
MKM_FPGA_SCK
Wire Wire Line
5300 6800 5000 6800
Wire Wire Line
5000 6800 5000 7000
Wire Wire Line
5000 6800 4480 6800
Text Label 4480 6800 0 70 ~
MKM_CONTROL_FPGA_DIS
Wire Wire Line
10100 5400 10100 5020
Wire Wire Line
10500 5400 10100 5400
$Comp
L 23K640-I/SN IC199
U 1 1 58023F82
1 12100 5600
1 0 0 -1
$EndComp
$Comp
L 74*244DW_2 IC200
U 1 1 58023F81
F 1 "MC74AC244DW*" H 5510 6920 60 0000 L BNN
F 2 "" H 5510 6920 60 0000 C CNN
F 3 "" H 5510 6920 60 0000 C CNN
1 5800 6500
1 0 0 -1
$EndComp
$Comp
L 74*244DW_3 IC201
U 1 1 58023F80
F 1 "MC74AC244DW*" H 3480 4680 60 0000 L BNN
F 2 "" H 3480 4680 60 0000 C CNN
F 3 "" H 3480 4680 60 0000 C CNN
1 3300 4700
1 0 0 -1
$EndComp
$Comp
L R-EU_R0402 R33
U 1 1 58023F7F
F 0 "R33" V 10741 4550 60 0000 L BNN
F 1 "" V 10840 4500 60 0000 L BNN
F 2 "" H 10840 4500 60 0000 C CNN
F 3 "" H 10840 4500 60 0000 C CNN
1 10800 4800
0 1 1 0
$EndComp
$Comp
L R-EU_R0402 R34
U 1 1 58023F7E
F 0 "R34" V 10171 5167.9899 60 0000 R TNN
F 1 "" V 10060 5220 60 0000 R TNN
F 2 "" H 10060 5220 60 0000 C CNN
F 3 "" H 10060 5220 60 0000 C CNN
1 10100 4820
0 -1 -1 0
$EndComp
$Comp
L C-EUC0402 C106
U 1 1 58023F7D
F 0 "C106" H 2500 4600 60 0000 L BNN
F 1 "" H 2500 4700 60 0000 L BNN
F 2 "" H 2500 4700 60 0000 C CNN
F 3 "" H 2500 4700 60 0000 C CNN
1 2900 4700
1 0 0 -1
$EndComp
$Comp
L C-EUC0402 C107
U 1 1 58023F7C
F 0 "C107" H 11600 4500 60 0000 L BNN
F 1 "" H 11600 4400 60 0000 L BNN
F 2 "" H 11600 4400 60 0000 C CNN
F 3 "" H 11600 4400 60 0000 C CNN
1 11500 4400
1 0 0 -1
$EndComp
$Comp
L JP1Q IC206
U 1 1 58023F7B
1 7600 6000
1 0 0 -1
$EndComp
$Comp
L R-EU_R0402 IC207
U 1 1 58023F7A
1 5000 4800
0 -1 -1 0
$EndComp
$Comp
L R-EU_R0402 IC208
U 1 1 58023F79
1 5000 7200
0 1 1 0
$EndComp
$Comp
L 74*244DW_1 IC209
U 1 1 58023F78
F 1 "MC74AC244DW*" H 5500 5820 60 0000 L BNN
F 2 "" H 5500 5820 60 0000 C CNN
F 3 "" H 5500 5820 60 0000 C CNN
1 5800 5400
1 0 0 -1
$EndComp
$EndSCHEMATC
|