aboutsummaryrefslogtreecommitdiff
path: root/make-wrl-files.sh
blob: f1d264d84b2d0a29d9756b6e0176052e4d3b1cd2 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
#!/bin/bash

set -e
set -x

basepath=$(dirname $(readlink -e $0))
start=${PWD}
for d in *-PcbLib *-PcbDoc; do
    (
	test -d "${d}/Root Entry/Models" && cd "${d}/Root Entry/Models"
	test -d "${d}/Root Entry/Library/Models" && cd "${d}/Root Entry/Library/Models"
	echo "Converting STEP files in ${PWD}..."
	freecad ${basepath}/altium2kicad/step2wrl.FCMacro || true
    )
done

# converting all the step files takes time and is interactive, so cache the result
find . -name '*.wrl' -print0 | xargs -0 tar zcvf ${basepath}/wrl-files.tar.gz