aboutsummaryrefslogtreecommitdiff
path: root/rev03-KiCad/rev02_15.sch
diff options
context:
space:
mode:
Diffstat (limited to 'rev03-KiCad/rev02_15.sch')
-rw-r--r--rev03-KiCad/rev02_15.sch50
1 files changed, 27 insertions, 23 deletions
diff --git a/rev03-KiCad/rev02_15.sch b/rev03-KiCad/rev02_15.sch
index ced768a..4f25c38 100644
--- a/rev03-KiCad/rev02_15.sch
+++ b/rev03-KiCad/rev02_15.sch
@@ -62,6 +62,8 @@ Text Notes 8520 10210 0 60 ~ 12
FPGA supporting components
Text Notes 7900 6180 0 60 ~ 12
IC3
+Text Notes 8460 6180 0 60 ~ 12
+N25Q128A13ES
Text Notes 7700 5900 0 60 ~ 12
R51
Text Notes 6800 6900 0 60 ~ 12
@@ -80,6 +82,8 @@ Text Notes 6450 9560 2 60 ~ 12
R4
Text Notes 3860 5510 0 60 ~ 12
IC2
+Text Notes 3860 6330 0 60 ~ 12
+74*244DW
$Comp
L GND #PWR?58023F4D
U 1 1 58023F4D
@@ -271,7 +275,7 @@ Wire Wire Line
3360 4300 3360 4420
Wire Wire Line
9770 6500 9150 6500
-Text Label 9150 6500 0 70 ~
+Text Label 9150 6500 0 48 ~
FPGA_PROM_SCLK
Wire Wire Line
4860 5730 4660 5730
@@ -281,11 +285,11 @@ Wire Wire Line
4860 6830 4660 6830
Wire Wire Line
5160 5730 4860 5730
-Text Label 5160 5730 0 70 ~
+Text Label 5160 5730 0 48 ~
FPGA_PROM_SCLK
Wire Wire Line
9770 6600 9150 6600
-Text Label 9150 6600 0 70 ~
+Text Label 9150 6600 0 48 ~
FPGA_PROM_MOSI
Wire Wire Line
4960 6930 4660 6930
@@ -295,7 +299,7 @@ Wire Wire Line
4960 5830 4660 5830
Wire Wire Line
5160 5830 4960 5830
-Text Label 5160 5830 0 70 ~
+Text Label 5160 5830 0 48 ~
FPGA_PROM_MOSI
Wire Wire Line
7700 6300 7600 6300
@@ -303,7 +307,7 @@ Wire Wire Line
7600 6100 7600 6300
Wire Wire Line
7600 6300 6900 6300
-Text Label 6900 6300 0 70 ~
+Text Label 6900 6300 0 48 ~
FPGA_PROM_CS_N
Wire Wire Line
4760 6730 4660 6730
@@ -313,11 +317,11 @@ Wire Wire Line
4760 5630 4660 5630
Wire Wire Line
5160 5630 4760 5630
-Text Label 5160 5630 0 70 ~
+Text Label 5160 5630 0 48 ~
FPGA_PROM_CS_N
Wire Wire Line
7700 6400 6900 6400
-Text Label 6900 6400 0 70 ~
+Text Label 6900 6400 0 48 ~
FPGA_PROM_MISO
Wire Wire Line
3660 5930 3560 5930
@@ -327,17 +331,17 @@ Wire Wire Line
3660 7030 3560 7030
Wire Wire Line
3560 5930 3560 7030
-Text Label 2980 5930 0 70 ~
+Text Label 2980 5930 0 48 ~
FPGA_PROM_MISO
Wire Wire Line
7700 6500 6700 6500
Wire Wire Line
6700 6500 6700 6700
-Text Label 6900 6500 0 70 ~
+Text Label 6900 6500 0 48 ~
FPGA_PROM_W_N
Wire Wire Line
7000 9500 6700 9500
-Text Label 6700 9500 0 70 ~
+Text Label 6700 9500 0 48 ~
FPGA_GCLK
Wire Wire Line
6200 9300 6100 9300
@@ -347,41 +351,41 @@ Wire Wire Line
6200 8900 5800 8900
Wire Wire Line
3660 6830 3090 6830
-Text Label 3090 6830 0 70 ~
+Text Label 3090 6830 0 48 ~
FPGA_CFG_SCLK
Wire Wire Line
3660 6930 3090 6930
-Text Label 3090 6930 0 70 ~
+Text Label 3090 6930 0 48 ~
FPGA_CFG_MOSI
Wire Wire Line
3660 6730 3090 6730
-Text Label 3090 6730 0 70 ~
+Text Label 3090 6730 0 48 ~
FPGA_CFG_CS_N
Wire Wire Line
5160 7030 4660 7030
-Text Label 5160 7030 0 70 ~
+Text Label 5160 7030 0 48 ~
FPGA_CFG_MISO
Wire Wire Line
3660 5630 2980 5630
-Text Label 2980 5630 0 70 ~
+Text Label 2980 5630 0 48 ~
ARM_FPGA_CFG_CS_N
Wire Wire Line
3660 5830 2980 5830
-Text Label 2980 5830 0 70 ~
+Text Label 2980 5830 0 48 ~
ARM_FPGA_CFG_MOSI
Wire Wire Line
5160 5930 4660 5930
-Text Label 5160 5930 0 70 ~
+Text Label 5160 5930 0 48 ~
ARM_FPGA_CFG_MISO
Wire Wire Line
3660 5730 2980 5730
-Text Label 2980 5730 0 70 ~
+Text Label 2980 5730 0 48 ~
ARM_FPGA_CFG_SCLK
-Text Label 3360 5510 1 70 ~
+Text Label 3360 5510 1 48 ~
SPI_A_TRISTATE
-Text Label 3060 7230 0 70 ~
+Text Label 3060 7230 0 48 ~
SPI_B_TRISTATE
-Text Label 430 6430 0 70 ~
+Text Label 430 6430 0 48 ~
FPGA_CFG_CTRL_FPGA_DIS
Wire Wire Line
6300 9500 6100 9500
@@ -433,7 +437,7 @@ Wire Wire Line
2710 4420 2710 6330
Wire Wire Line
3360 4420 2710 4420
-Text Label 420 6830 0 70 ~
+Text Label 420 6830 0 48 ~
FPGA_PROM_W_N
Wire Wire Line
3360 6130 2360 6130
@@ -441,7 +445,7 @@ Wire Wire Line
3660 6130 3360 6130
Wire Wire Line
430 6130 1760 6130
-Text Label 430 6130 0 70 ~
+Text Label 430 6130 0 48 ~
FPGA_CFG_CTRL_ARM_ENA
Connection ~ 3360 4420
$Comp