1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
|
//======================================================================
//
// coretest_hashes.v
// -----------------
// Top level wrapper that creates the Cryptech coretest system.
// The wrapper contains instances of the external interface and the
// cores to be tested, as well as address and data muxes.
//
//
// Authors: Joachim Strombergson, Paul Selkirk
// Copyright (c) 2014, SUNET
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or
// without modification, are permitted provided that the following
// conditions are met:
//
// 1. Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
//
// 2. Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in
// the documentation and/or other materials provided with the
// distribution.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
// FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
// COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
// BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
//======================================================================
module coretest_hashes(
input wire clk,
input wire reset_n,
// External interface.
input wire SCL,
input wire SDA,
output wire SDA_pd,
output wire [7 : 0] debug
);
//----------------------------------------------------------------
// Internal constant and parameter definitions.
//----------------------------------------------------------------
parameter I2C_SHA1_ADDR = 7'h1e;
parameter I2C_SHA256_ADDR = 7'h1f;
parameter I2C_SHA512_224_ADDR = 7'h20;
parameter I2C_SHA512_256_ADDR = 7'h21;
parameter I2C_SHA384_ADDR = 7'h22;
parameter I2C_SHA512_ADDR = 7'h23;
parameter MODE_SHA_512_224 = 2'h0;
parameter MODE_SHA_512_256 = 2'h1;
parameter MODE_SHA_384 = 2'h2;
parameter MODE_SHA_512 = 2'h3;
//----------------------------------------------------------------
// Wires.
//----------------------------------------------------------------
// i2c connections
wire i2c_rxd_syn;
wire [7 : 0] i2c_rxd_data;
reg i2c_rxd_ack;
reg i2c_txd_syn;
reg [7 : 0] i2c_txd_data;
wire i2c_txd_ack;
wire [6 : 0] i2c_device_addr;
// sha1 connections.
reg sha1_rxd_syn;
reg [7 : 0] sha1_rxd_data;
wire sha1_rxd_ack;
wire sha1_txd_syn;
wire [7 : 0] sha1_txd_data;
reg sha1_txd_ack;
// sha256 connections.
reg sha256_rxd_syn;
reg [7 : 0] sha256_rxd_data;
wire sha256_rxd_ack;
wire sha256_txd_syn;
wire [7 : 0] sha256_txd_data;
reg sha256_txd_ack;
// sha512 connections.
reg [1 : 0] sha512_mode;
reg sha512_rxd_syn;
reg [7 : 0] sha512_rxd_data;
wire sha512_rxd_ack;
wire sha512_txd_syn;
wire [7 : 0] sha512_txd_data;
reg sha512_txd_ack;
//----------------------------------------------------------------
// Core instantiations.
//----------------------------------------------------------------
i2c_core i2c(
.clk(clk),
.reset(!reset_n), // active high
.SCL(SCL),
.SDA(SDA),
.SDA_pd(SDA_pd),
.i2c_device_addr(i2c_device_addr),
.rxd_syn(i2c_rxd_syn),
.rxd_data(i2c_rxd_data),
.rxd_ack(i2c_rxd_ack),
.txd_syn(i2c_txd_syn),
.txd_data(i2c_txd_data),
.txd_ack(i2c_txd_ack)
);
sha1 sha1(
.clk(clk),
.reset_n(reset_n),
.rx_syn(sha1_rxd_syn),
.rx_data(sha1_rxd_data),
.rx_ack(sha1_rxd_ack),
.tx_syn(sha1_txd_syn),
.tx_data(sha1_txd_data),
.tx_ack(sha1_txd_ack)
);
sha256 sha256(
.clk(clk),
.reset_n(reset_n),
.rx_syn(sha256_rxd_syn),
.rx_data(sha256_rxd_data),
.rx_ack(sha256_rxd_ack),
.tx_syn(sha256_txd_syn),
.tx_data(sha256_txd_data),
.tx_ack(sha256_txd_ack)
);
sha512 sha512(
.clk(clk),
.reset_n(reset_n),
.mode(sha512_mode),
.rx_syn(sha512_rxd_syn),
.rx_data(sha512_rxd_data),
.rx_ack(sha512_rxd_ack),
.tx_syn(sha512_txd_syn),
.tx_data(sha512_txd_data),
.tx_ack(sha512_txd_ack)
);
//----------------------------------------------------------------
// address_mux
//
// Combinational data mux that handles addressing between
// cores using the I2C device address.
//----------------------------------------------------------------
always @*
begin : address_mux
// Default assignments.
i2c_rxd_ack = 0;
i2c_txd_syn = 0;
i2c_txd_data = 8'h00;
sha1_rxd_syn = 0;
sha1_rxd_data = 8'h00;
sha1_txd_ack = 0;
sha256_rxd_syn = 0;
sha256_rxd_data = 8'h00;
sha256_txd_ack = 0;
sha512_rxd_syn = 0;
sha512_rxd_data = 8'h00;
sha512_txd_ack = 0;
sha512_mode = 2'b00;
case (i2c_device_addr)
I2C_SHA1_ADDR:
begin
sha1_rxd_syn = i2c_rxd_syn;
sha1_rxd_data = i2c_rxd_data;
i2c_rxd_ack = sha1_rxd_ack;
i2c_txd_syn = sha1_txd_syn;
i2c_txd_data = sha1_txd_data;
sha1_txd_ack = i2c_txd_ack;
end
I2C_SHA256_ADDR:
begin
sha256_rxd_syn = i2c_rxd_syn;
sha256_rxd_data = i2c_rxd_data;
i2c_rxd_ack = sha256_rxd_ack;
i2c_txd_syn = sha256_txd_syn;
i2c_txd_data = sha256_txd_data;
sha256_txd_ack = i2c_txd_ack;
end
I2C_SHA512_224_ADDR:
begin
sha512_rxd_syn = i2c_rxd_syn;
sha512_rxd_data = i2c_rxd_data;
i2c_rxd_ack = sha512_rxd_ack;
i2c_txd_syn = sha512_txd_syn;
i2c_txd_data = sha512_txd_data;
sha512_txd_ack = i2c_txd_ack;
sha512_mode = MODE_SHA_512_224;
end
I2C_SHA512_256_ADDR:
begin
sha512_rxd_syn = i2c_rxd_syn;
sha512_rxd_data = i2c_rxd_data;
i2c_rxd_ack = sha512_rxd_ack;
i2c_txd_syn = sha512_txd_syn;
i2c_txd_data = sha512_txd_data;
sha512_txd_ack = i2c_txd_ack;
sha512_mode = MODE_SHA_512_256;
end
I2C_SHA384_ADDR:
begin
sha512_rxd_syn = i2c_rxd_syn;
sha512_rxd_data = i2c_rxd_data;
i2c_rxd_ack = sha512_rxd_ack;
i2c_txd_syn = sha512_txd_syn;
i2c_txd_data = sha512_txd_data;
sha512_txd_ack = i2c_txd_ack;
sha512_mode = MODE_SHA_384;
end
I2C_SHA512_ADDR:
begin
sha512_rxd_syn = i2c_rxd_syn;
sha512_rxd_data = i2c_rxd_data;
i2c_rxd_ack = sha512_rxd_ack;
i2c_txd_syn = sha512_txd_syn;
i2c_txd_data = sha512_txd_data;
sha512_txd_ack = i2c_txd_ack;
sha512_mode = MODE_SHA_512;
end
default:
begin
end
endcase // case (i2c_device_addr)
end // address_mux
endmodule // coretest_hashes
//======================================================================
// EOF coretest_hashes.v
//======================================================================
|
