1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
|
//////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2013, Andrew "bunnie" Huang
//
// See the NOTICE file distributed with this work for additional
// information regarding copyright ownership. The copyright holder
// licenses this file to you under the Apache License, Version 2.0
// (the "License"); you may not use this file except in compliance
// with the License. You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing,
// code distributed under the License is distributed on an
// "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY
// KIND, either express or implied. See the License for the
// specific language governing permissions and limitations
// under the License.
//////////////////////////////////////////////////////////////////////////////
/// note: must set "-g UnusedPin:Pullnone" to avoid conflicts with unused pins
`timescale 1ns / 1ps
module novena_fpga(
// CPU side mapping
input wire [15:0] EIM_DA,
output reg EIM_A16, // relay of the trigger output
output reg EIM_A17, // relay of the trigger data (read path)
// connector side mapping
//input wire F_LVDS_N3, // output of trigger
//input wire F_DX2, // output of trigger
//output wire F_LVDS_N5, // trigger reset
output wire F_LVDS_P4, // trigger reset
//inout wire F_LVDS_P5, // trigger data (bidir)
//input wire F_DX18, // trigger data in from sticker (DUT->CPU)
output wire F_LVDS_P11, // trigger data out to sticker (CPU->DUT)
//output wire F_LVDS_N8, // trigger clock
//output wire F_DX14, // trigger clock
output wire F_LVDS_N7, // drive TPI data line
output wire F_LVDS_P7, // drive TPI signal lines
output wire F_DX15, // 1 = drive 5V, 0 = drive 3V to DUT
output wire F_LVDS_CK1_N,
output wire F_LVDS_CK1_P,
output wire F_LVDS_N11,
output wire F_LVDS_N0,
output wire F_LVDS_P0,
output wire F_DX1,
output wire F_LVDS_N15,
output wire F_LVDS_P15,
output wire F_LVDS_NC,
//input wire F_DX11,
input wire F_DX3,
//input wire F_DX0,
//input wire F_LVDS_CK0_P,
//input wire F_LVDS_CK0_N,
//input wire F_LVDS_P9,
//input wire [1:0] EIM_CS,
//input wire EIM_LBA,
input wire CLK2_N,
input wire CLK2_P,
output wire FPGA_LED2,
input wire I2C3_SCL,
inout wire I2C3_SDA,
input wire RESETBMCU,
output wire F_DX17, // dummy
output wire APOPTOSIS
);
wire clk;
IBUFGDS clkibufgds(
.I(CLK2_P),
.IB(CLK2_N),
.O(clk)
);
assign FPGA_LED2 = 1'b1;
assign APOPTOSIS = 1'b0;
assign F_DX15 = 1'b1; //+5V P_DUT
// OE on bank to drive signals; signal not inverted in software
assign F_LVDS_P7 = !EIM_DA[3];
// OE on bank to drive the data; signal not inverted in software
assign F_LVDS_N7 = !EIM_DA[4];
assign F_LVDS_P4 = 1'b0;
assign F_LVDS_P11 = 1'b0;
assign F_LVDS_CK1_N = 1'b0;
assign F_LVDS_CK1_P = 1'b0;
assign F_LVDS_N11 = 1'b0;
assign F_LVDS_N0 = 1'b0;
assign F_LVDS_P0 = 1'b0;
assign F_DX1 = 1'b0;
assign F_LVDS_N15 = 1'b0;
assign F_LVDS_P15 = 1'b0;
assign F_LVDS_NC = 1'b0;
// reduction and of EIM_DA, dummy-map to keep compiler quiet
assign F_DX17 = &EIM_DA | RESETBMCU;
////////////////////////////////////
///// I2C register set
////////////////////////////////////
wire SDA_pd;
wire SDA_int;
reg clk25;
initial begin
clk25 <= 1'b0;
end
always @ (posedge clk) begin
clk25 <= ~clk25;
EIM_A16 <= 1'b0;
EIM_A17 <= 1'b0;
end
IOBUF #(
.DRIVE(8),
.SLEW("SLOW")
) IOBUF_sda (
.IO(I2C3_SDA),
.I(1'b0),
.T(!SDA_pd),
.O(SDA_int)
);
coretest_entropy coretest_entropy_inst(
.clk(clk25),
.reset_n(1'b1),
.noise(F_DX3),
.SCL(I2C3_SCL),
.SDA(SDA_int),
.SDA_pd(SDA_pd)
);
endmodule
|
