| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2015-02-01 | Updated the dcm to generate sys_clk at 50 MHz. Added Pavels project files. | Joachim StroĢmbergson | |
 |
index : test/novena_base | |
| Cryptech Novena FPGA baseline | git repositories |
| aboutsummaryrefslogtreecommitdiff |