Adding all code, README and LICENSE for the fpga entropy core.HEADmaster

1 files changed, 15 insertions, 0 deletions

diff --git a/README.md b/README.md
new file mode 100644
index 0000000..9c27db0
--- /dev/null
+++ b/README.md
@@ -0,0 +1,15 @@
+fpga_entropy
+============
+
+Test implementation of FPGA-internal entropy source.
+
+## Introduction ##
+
+This is an attempt at building an entropy source within a FPGA
+device. the entropy source consists of multiple delay loops that are
+XORed together. The bits sampled are used to generate 32 bit words which
+can be extracted to a host machine for analysis.
+
+The main problem is probably being able to control the FPGA tool not to
+kill the delay loops. We try to do this by building hierarchies. It
+might work.