aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2016-05-24make 'test sdram' take number of iterations as argumentFredrik Thulin
2016-05-23SDRAM initialization and test code from Pavel.Fredrik Thulin
Integrated into the cli-test program as such: cryptech> test sdram Initializing SDRAM Starting SDRAM test (n = 0) Run sequential write-then-read test for the first chip Run random write-then-read test for the first chip Run sequential write-then-read test for the second chip Run random write-then-read test for the second chip Run interleaved write-then-read test for both chips at once SDRAM test (n = 0) completed SDRAM test completed successfully cryptech>
2016-05-23commit bugfix from Pavel fixing initialization of the second SDRAM chipFredrik Thulin
2016-05-22reindent/reformat to closer resemble rest of code baseFredrik Thulin
2016-05-21Bugfix erasing sector 0.Fredrik Thulin
2016-05-21Add code to test reading, writing and erasing keystore data.Fredrik Thulin
2016-05-21Add code to access the keystore memory (SPI flash).Fredrik Thulin
2016-05-21Add some exciting defines to define commans in the CLI.Fredrik Thulin
Hopefully, having this excitement now makes adding commands a little bit less exciting from here on.
2016-05-20Add code to reset FPGA using FPGA_PROGRAM_B and FPGA_INIT_B.Fredrik Thulin
Also add code to erase FPGA config memory and check status of FPGA_DONE.
2016-05-20make really-clean was renamed to make distcleanFredrik Thulin
2016-05-19Fix a warning.Fredrik Thulin
2016-05-19Refactor FPGA bitstream upload code.Fredrik Thulin
Move the N25Q128 code to it's own file in order to be able to reuse it for the keystore memory code.
2016-05-18Add a small script to reset the STM32 CPU.Fredrik Thulin
2016-05-18Add FPGA bitstream upload command to cli-test.Fredrik Thulin
This code needs more error checking etc. but together with the Python script 'filetransfer', a new bitstream may be loaded into the FPGA config memory like this: filetransfer --fpga /path/to/bitstream The bitstream is identified by 'file' e.g. like this: alpha_test_top.bit: Xilinx BIT data - from alpha_test_top.ncd;UserID=0xFFFFFFFF - for 7a200tfbg484 - built 2016/05/12(13:59:24) - data length 0xe0164
2016-05-18Fix warningsFredrik Thulin
2016-05-18A little more robust file transferFredrik Thulin
2016-05-18put some generic CLI code in mgmt-cli.cFredrik Thulin
2016-05-18Add reboot command.Fredrik Thulin
2016-05-18Write in 4k-chunks, with acks for flow control.Fredrik Thulin
2016-05-18FPGA config memory access code from Pavel.Fredrik Thulin
2016-05-18correct LED pinouts for the AlphaFredrik Thulin
2016-05-18build libcliPaul Selkirk
2016-05-18Use master branch on libhal.Paul Selkirk
2016-05-16Use baud rate 921600 instead of 115200.Fredrik Thulin
Don't want to wait longer than necessary for firmware file transfers.
2016-05-16Add code to talk with the external RTC chip.Fredrik Thulin
2016-05-15add simple filetransfer pocFredrik Thulin
2016-05-14rename some definesFredrik Thulin
2016-05-14found paul is setting up HSE in TARGET_CRYPTECH_ALPHAFredrik Thulin
2016-05-14update FMC test for alphaFredrik Thulin
2016-05-13make cli-testFredrik Thulin
2016-05-13rename huart1 and huart2 to huart_mgmt and huart_userFredrik Thulin
reduces risk of using the wrong one
2016-05-13Add test program for libcli based CLI.Fredrik Thulin
2016-05-13Implement support for the two UARTs on the alpha board.Fredrik Thulin
2016-05-12Update LED pinouts, don't think the colors are right yet though.Fredrik Thulin
2016-05-12Enable HSE (external clock oscillator).Fredrik Thulin
2016-05-12Test both UARTs, and also test receiving data.Fredrik Thulin
2016-05-12Add build target for the alphaFredrik Thulin
2016-04-24This time for sure - async receive, and everything that flows from that.Paul Selkirk
2016-04-21threaded rpc serverPaul Selkirk
2016-04-14import mbed rtos libraryPaul Selkirk
2016-04-11Reorganize Makefile and directory structure, because it's messy, and it's ↵Paul Selkirk
about to get messier.
2016-04-07Don't return from main() - it triggers a hard fault.Paul Selkirk
2016-04-07Add HardFault_Handler for debugging.Paul Selkirk
2016-04-07Use rpc branch on libhal.Paul Selkirk
2016-03-21making RPC testsPaul Selkirk
2016-03-21blocking recvPaul Selkirk
2016-03-21Back to using DISCO board for ST-LINK operations.Paul Selkirk
2016-03-16Added uart_recv_char() to support RPC.Paul Selkirk
Moved hal_io_fmc.c to libhal repo.
2015-12-13whack copyrightsPaul Selkirk
2015-11-16add test-trng, test-rsaPaul Selkirk