| Age | Commit message (Expand) | Author |
|---|---|---|
| 2018-08-27 | xilinx.mk fixes. | Rob Austein |
| 2018-08-21 | Add explicit check for timing failure, per Pavel. | Rob Austein |
| 2018-08-18 | Pavel's fixes to Alpha synthesis. | Rob Austein |
| 2018-07-14 | Adjust core/platform/alpha Makefile to track source changes. | Rob Austein |
| 2018-07-14 | First attempt at integrating Pavel's fmc_clk (synchronous FMC bus) code. | Rob Austein |
| 2017-12-13 | Merge systolic_crt branches. | Rob Austein |
| 2017-12-12 | Pull recent bugfixes and cleanups. No new major functionality. | Rob Austein |
| 2017-05-12 | Enable ECDSA cores in default build. | Rob Austein |
| 2017-03-09 | Whoops, new build dependency on core/platform/common. | Rob Austein |
| 2017-03-07 | Drag in submodule changes. | Rob Austein |
| 2016-06-27 | First cut at consolidated alpha releng. | Rob Austein |
 |
index : releng/alpha | |
| Release engineering for Cryptech Alpha board | git repositories |
| aboutsummaryrefslogtreecommitdiff |