README.txt « wrappers « rtl « src - core/rng/trng - True Random Number Generator core implemented in Verilog

about summary refs log tree commit diff

path: root/src/rtl/wrappers/README.txt

blob: c77ca7e670dd58d3da7c6f5e1734c250e8a507ad (plain) (blame)

1	`These wrappers are only to be used for synthesis, not simulation.`