core/rng/trng - True Random Number Generator core implemented in Verilog

Age	Commit message (Expand)	Author
2015-06-10	make cores contiguous, add mixer name/version	Paul Selkirk
2015-05-22	(1) Added a cipher block statistics counter. (2) Cleaned up the csprng code a...	Joachim Strömbergson
2015-04-28	(1) Remove the delayed read for EIM (see core/platform/novena commit 2f58e8f)...	Paul Selkirk
2015-04-27	Adding name and version fields to the csprng.	Joachim Strömbergson
2015-04-27	Updated the trng version number to sometning that better reflects that it act...	Joachim Strömbergson
2015-04-02	(1) Added a state in the write fifo machine to actually drop request between ...	Joachim Strömbergson
2015-04-02	Fixed syntax and added init functionality for testing the dut.	Joachim Strömbergson
2015-04-01	Adding initial version of testbench for the csprng fifo.	Joachim Strömbergson
2015-04-01	Adding fake entropy providers to allow us to simulate the complete trng.	Joachim Strömbergson
2015-04-01	Cleanup and fixes of calculations.	Joachim Strömbergson
2015-03-26	Minor cleanup: Morged clocked processes. Changed name of api read data hold r...	Joachim Strömbergson
2015-03-26	Minor cleanup: Changed to localparam for internal parameters. Merged reg upda...	Joachim Strömbergson
2015-03-26	Changed to Verilog 2001 part select for word extraction.	Joachim Strömbergson
2015-03-26	More cleanup. Completed parameterization of fifo. Fixed incorrect size of con...	Joachim Strömbergson
2015-03-26	Cleanup from linting. Changing to parameterized fifo pointers. Fixed bug in b...	Joachim Strömbergson
2015-03-26	Cleanup: Merged separate clocked processes. Fixed incorrect bit widths. Chang...	Joachim Strömbergson
2015-03-25	streamline(?) api_mux, register data for eim output	Paul Selkirk
2014-11-20	Updates of variable names to matched changed instance name and new fifo.	Joachim Strömbergson
2014-11-20	Reworked the csprng output fifo to really take advantage of the fact that the...	Joachim Strömbergson
2014-11-20	Updates after linting.	Joachim Strömbergson
2014-11-20	(1) Reducing timepout for entropy sources. Updated interface for sha-512 to m...	Joachim Strömbergson
2014-10-02	Updating testbenches to match new interfaces and use the api to read and writ...	Joachim Strömbergson
2014-10-02	Removing wrappers since they are not used.	Joachim Strömbergson
2014-10-02	Updating trng to debugged version.	Joachim Strömbergson
2014-09-27	Adding debug port for mixer and csprng. In the csprng the debug_update will t...	Joachim Strömbergson
2014-09-26	Updating source to the latest and greatest. In this version the entropy sourc...	Joachim Strömbergson
2014-09-26	Removing old fake entropy source.	Joachim Strömbergson
2014-09-26	Removing old fake module for ring oscillator.	Joachim Strömbergson
2014-09-18	Updates after synthesis of the complete trng.	Joachim Strömbergson
2014-09-16	Adding a minor readme to explain when to use the entropy wrappers.	Joachim Strömbergson
2014-09-16	Adding initial version of wrapper for the avalance entropy core to be used du...	Joachim Strömbergson
2014-09-16	Fixed incorrect bit index.	Joachim Strömbergson
2014-09-16	More debug fixes. We add one extra wait cycle to allow the mixer to detect th...	Joachim Strömbergson
2014-09-16	Debug fixes found during simulation. Now the trng generates data and provides...	Joachim Strömbergson
2014-09-12	Adding first version of complete trng.	Joachim Strömbergson
2014-09-12	Adding testbench for the complete trng.	Joachim Strömbergson
2014-09-12	Adding fake modules for the three types of entropy sources to allow us to sim...	Joachim Strömbergson
2014-09-11	Update after completion of rtl and debug of rtl using the updated testbench. ...	Joachim Strömbergson
2014-09-11	Adding initial versions of rtl and tb for the mixer.	Joachim Strömbergson
2014-09-11	Adding rtl and tb for the csprng part of the trng.	Joachim Strömbergson