| Age | Commit message (Expand) | Author |
|---|---|---|
| 2014-09-18 | Updates after synthesis of the complete trng. | Joachim Strömbergson |
| 2014-09-16 | More debug fixes. We add one extra wait cycle to allow the mixer to detect th... | Joachim Strömbergson |
| 2014-09-11 | Adding rtl and tb for the csprng part of the trng. | Joachim Strömbergson |
 |
index : core/rng/trng | |
| True Random Number Generator core implemented in Verilog | git repositories |
| aboutsummaryrefslogtreecommitdiff |