aboutsummaryrefslogtreecommitdiff
path: root/src/tb/fake_modules/rosc_entropy.v
diff options
context:
space:
mode:
authorJoachim StroĢˆmbergson <joachim@secworks.se>2015-05-22 10:34:50 +0200
committerJoachim StroĢˆmbergson <joachim@secworks.se>2015-05-22 10:34:50 +0200
commitd5974ed0d389f8953b23d98bb69b1576adad27b8 (patch)
treee604e1ade476afbb3e312d3d923d1ec62fcf2913 /src/tb/fake_modules/rosc_entropy.v
parent92790f3b539f275a060ca6bd4e2d91a9e5b13718 (diff)
(1) Added a cipher block statistics counter. (2) Cleaned up the csprng code and connected discard for fast restart of trng. (3) Added addresses for allowing API to write a known seed to allow test mode. (3) Fixed a number of minor issues during linting. (4) Fixed the csprng testbench to actually generate data as well as displaying the block stat counter.
Diffstat (limited to 'src/tb/fake_modules/rosc_entropy.v')
-rw-r--r--src/tb/fake_modules/rosc_entropy.v6
1 files changed, 2 insertions, 4 deletions
diff --git a/src/tb/fake_modules/rosc_entropy.v b/src/tb/fake_modules/rosc_entropy.v
index b66bd90..add8b7a 100644
--- a/src/tb/fake_modules/rosc_entropy.v
+++ b/src/tb/fake_modules/rosc_entropy.v
@@ -41,8 +41,6 @@ module rosc_entropy(
input wire clk,
input wire reset_n,
- input wire noise,
-
input wire cs,
input wire we,
input wire [7 : 0] address,
@@ -80,9 +78,9 @@ module rosc_entropy(
.clk(clk),
.reset_n(reset_n),
- .enable(1),
+ .enable(1'b1),
- .raw_entropy(noise),
+ .raw_entropy(),
.stats(),
.enabled(entropy_enabled),