blob: 441b67aea535b253b271de8501528ef6745ced33 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
# Localize all the relative path awfulness in one variable.
CORE_TREE := $(abspath ../../../..)
# Figure out what the native word size is on the build host, because
# the XiLinx tools care for some reason.
WORD_SIZE := $(shell python -c 'from struct import pack; print len(pack("L", 0)) * 8')
# Parameters to xilinx.mk.
project = novena_eim
vendor = xilinx
family = spartan6
part = xc6slx45csg324-3
top_module = novena_top
isedir = /opt/Xilinx/14.7/ISE_DS
xil_env = . $(isedir)/settings$(WORD_SIZE).sh
ucf = ../ucf/$(project).ucf
# Verilog files that always go with builds on this platform.
vfiles = \
$(CORE_TREE)/platform/novena/i2c/rtl/novena_i2c.v \
$(CORE_TREE)/platform/novena/common/rtl/novena_regs.v \
$(CORE_TREE)/platform/novena/common/rtl/novena_clkmgr.v \
$(CORE_TREE)/platform/novena/common/rtl/clkmgr_dcm.v \
$(CORE_TREE)/platform/novena/config/core_selector.v \
$(CORE_TREE)/comm/i2c/src/rtl/i2c_regs.v \
$(CORE_TREE)/comm/i2c/src/rtl/i2c_core.v \
$(CORE_TREE)/comm/coretest/src/rtl/coretest.v
# Verilog files selected by the core configuration script.
-include $(CORE_TREE)/platform/novena/config/core_vfiles.mk
include xilinx.mk
# Fun extras for running verlator as a linter.
VERILATOR_FLAGS = --lint-only --top-module novena_top -Wall -Wno-fatal -Wno-DECLFILENAME
lint:
verilator ${VERILATOR_FLAGS} $(vfiles) $(CORE_TREE)/platform/novena/common/rtl/lint-dummy.v
|
