// NOTE: This file is generated; do not edit by hand.
module core_selector
(
input wire sys_clk,
input wire sys_rst,
input wire [16: 0] sys_eim_addr,
input wire sys_eim_wr,
input wire sys_eim_rd,
output wire [31: 0] sys_read_data,
input wire [31: 0] sys_write_data,
output wire sys_error,
input wire noise,
output wire [7 : 0] debug
);
//----------------------------------------------------------------
// Address Decoder
//----------------------------------------------------------------
// upper 9 bits specify core being addressed
wire [ 8: 0] addr_core_num = sys_eim_addr[16: 8];
// lower 8 bits specify register offset in core
wire [ 7: 0] addr_core_reg = sys_eim_addr[ 7: 0];
//----------------------------------------------------------------
// Core Address Table
//----------------------------------------------------------------
localparam CORE_ADDR_BOARD_REGS = 9'h00;
localparam CORE_ADDR_COMM_REGS = 9'h01;
localparam CORE_ADDR_SHA256 = 9'h02;
localparam CORE_ADDR_AES = 9'h03;
localparam CORE_ADDR_TRNG = 9'h04;
localparam CORE_ADDR_AVALANCHE_ENTROPY = 9'h05;
localparam CORE_ADDR_ROSC_ENTROPY = 9'h06;
localparam CORE_ADDR_TRNG_MIXER = 9'h07;
localparam CORE_ADDR_TRNG_CSPRNG = 9'h08;
localparam CORE_ADDR_MODEXP = 9'h09;
//----------------------------------------------------------------
// BOARD_REGS
//----------------------------------------------------------------
wire enable_board_regs = (addr_core_num == CORE_ADDR_BOARD_REGS);
wire [31: 0] read_data_board_regs;
wire error_board_regs;
board_regs board_regs_inst
(
.clk(sys_clk),
.rst(sys_rst),
.cs(enable_board_regs & (sys_eim_rd | sys_eim_wr)),
.we(sys_eim_wr),
.address(addr_core_reg),
.write_data(sys_write_data),
.read_data(read_data_board_regs)
);
reg [31: 0] read_data_board_regs_reg;
always @(posedge sys_clk)
read_data_board_regs_reg <= read_data_board_regs;
//----------------------------------------------------------------
// COMM_REGS
//----------------------------------------------------------------
wire enable_comm_regs = (addr_core_num == CORE_ADDR_COMM_REGS);
wire [31: 0] read_data_comm_regs;
wire error_comm_regs;
comm_regs comm_regs_inst
(
.clk(sys_clk),
.rst(sys_rst),
.cs(enable_comm_regs & (sys_eim_rd | sys_eim_wr)),
.we(sys_eim_wr),
.address(addr_core_reg),
.write_data(sys_write_data),
.read_data(read_data_comm_regs)
);
reg [31: 0] read_data_comm_regs_reg;
always @(posedge sys_clk)
read_data_comm_regs_reg <= read_data_comm_regs;
//----------------------------------------------------------------
// SHA256
//----------------------------------------------------------------
wire enable_sha256 = (addr_core_num == CORE_ADDR_SHA256);
wire [31: 0] read_data_sha256;
wire error_sha256;
sha256 sha256_inst
(
.clk(sys_clk),
.reset_n(~sys_rst),
.cs(enable_sha256 & (sys_eim_rd | sys_eim_wr)),
.we(sys_eim_wr),
.address(addr_core_reg),
.write_data(sys_write_data),
.read_data(read_data_sha256)
);
reg [31: 0] read_data_sha256_reg;
always @(posedge sys_clk)
read_data_sha256_reg <= read_data_sha256;
//----------------------------------------------------------------
// AES
//----------------------------------------------------------------
wire enable_aes = (addr_core_num == CORE_ADDR_AES);
wire [31: 0] read_data_aes;
wire error_aes;
aes aes_inst
(
.clk(sys_clk),
.reset_n(~sys_rst),
.cs(enable_aes & (sys_eim_rd | sys_eim_wr)),
.we(sys_eim_wr),
.address(addr_core_reg),
.write_data(sys_write_data),
.read_data(read_data_aes)
);
reg [31: 0] read_data_aes_reg;
always @(posedge sys_clk)
read_data_aes_reg <= read_data_aes;
//----------------------------------------------------------------
// TRNG
//----------------------------------------------------------------
wire enable_trng = (addr_core_num >= CORE_ADDR_TRNG) && (addr_core_num <= CORE_ADDR_TRNG_CSPRNG);
wire [31: 0] read_data_trng;
wire error_trng;
wire [3:0] trng_prefix = addr_core_num[3:0] - CORE_ADDR_TRNG;
trng trng_inst
(
.clk(sys_clk),
.reset_n(~sys_rst),
.cs(enable_trng & (sys_eim_rd | sys_eim_wr)),
.we(sys_eim_wr),
.address({trng_prefix, addr_core_reg}),
.write_data(sys_write_data),
.read_data(read_data_trng),
.avalanche_noise(noise),
.debug(debug)
);
reg [31: 0] read_data_trng_reg;
always @(posedge sys_clk)
read_data_trng_reg <= read_data_trng;
//----------------------------------------------------------------
// MODEXP
//----------------------------------------------------------------
wire enable_modexp = (addr_core_num == CORE_ADDR_MODEXP);
wire [31: 0] read_data_modexp;
wire error_modexp;
modexp modexp_inst
(
.clk(sys_clk),
.reset_n(~sys_rst),
.cs(enable_modexp & (sys_eim_rd | sys_eim_wr)),
.we(sys_eim_wr),
.address(addr_core_reg),
.write_data(sys_write_data),
.read_data(read_data_modexp)
);
reg [31: 0] read_data_modexp_reg;
always @(posedge sys_clk)
read_data_modexp_reg <= read_data_modexp;
//----------------------------------------------------------------
// Output (Read Data) Multiplexer
//----------------------------------------------------------------
reg [31: 0] sys_read_data_mux;
assign sys_read_data = sys_read_data_mux;
reg sys_error_mux;
assign sys_error = sys_error_mux;
always @*
case (addr_core_num)
CORE_ADDR_BOARD_REGS:
begin
sys_read_data_mux = read_data_board_regs_reg;
sys_error_mux = error_board_regs;
end
CORE_ADDR_COMM_REGS:
begin
sys_read_data_mux = read_data_comm_regs_reg;
sys_error_mux = error_comm_regs;
end
CORE_ADDR_SHA256:
begin
sys_read_data_mux = read_data_sha256_reg;
sys_error_mux = error_sha256;
end
CORE_ADDR_AES:
begin
sys_read_data_mux = read_data_aes_reg;
sys_error_mux = error_aes;
end
CORE_ADDR_TRNG:
begin
sys_read_data_mux = read_data_trng_reg;
sys_error_mux = error_trng;
end
CORE_ADDR_AVALANCHE_ENTROPY:
begin
sys_read_data_mux = read_data_trng_reg;
sys_error_mux = error_trng;
end
CORE_ADDR_ROSC_ENTROPY:
begin
sys_read_data_mux = read_data_trng_reg;
sys_error_mux = error_trng;
end
CORE_ADDR_TRNG_MIXER:
begin
sys_read_data_mux = read_data_trng_reg;
sys_error_mux = error_trng;
end
CORE_ADDR_TRNG_CSPRNG:
begin
sys_read_data_mux = read_data_trng_reg;
sys_error_mux = error_trng;
end
CORE_ADDR_MODEXP:
begin
sys_read_data_mux = read_data_modexp_reg;
sys_error_mux = error_modexp;
end
default:
begin
sys_read_data_mux = {32{1'b0}};
sys_error_mux = 1;
end
endcase
endmodule
//======================================================================
// EOF core_selector.v
//======================================================================
