The coretest system combined with cryptographic hash functions.
This is a HW subsystem that includes the coretest module connected to an
I2C bus for external access and to hash function cores. This version
includes the SHA-1, SHA-256, and SHA-512 cores.
(2014-08-27)
Initial version. Build using Xilinx ISE 14.3.