1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
|
//======================================================================
//
// math_selector.v
// ---------------
// Selector of math cores. Currently there is only one core in math -
// the modexp core. That core uses 12 bits and we simply ignore the
// top two bits of the address. If we add more math cores we will
// use these bits to select cores here.
//
//
//
// Authors: Joachim Strombergson, Paul Selkirk, Pavel Shatov
// Copyright (c) 2014-2015, NORDUnet A/S All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are
// met:
// - Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// - Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution.
//
// - Neither the name of the NORDUnet nor the names of its contributors may
// be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
// IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
// PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
// TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
// NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
//======================================================================
module math_selector
(
input wire sys_clk,
input wire sys_rst_n,
input wire sys_ena,
input wire [13: 0] sys_eim_addr,
input wire sys_eim_wr,
input wire sys_eim_rd,
output wire [31 : 0] sys_read_data,
input wire [31 : 0] sys_write_data
);
//----------------------------------------------------------------
// List of Available Cores
//----------------------------------------------------------------
// Comment following lines to exclude cores from implementation.
`define USE_CORE_MODEXPS6
//----------------------------------------------------------------
// Address Decoder
//----------------------------------------------------------------
`ifdef USE_CORE_MODEXPS6
// upper 4 bits specify core being addressed
wire [ 3: 0] addr_core_num = sys_eim_addr[13:10];
// lower 10 bits specify register offset in core
wire [ 9: 0] addr_core_reg = sys_eim_addr[ 9: 0];
`endif
//----------------------------------------------------------------
// Core Address Table
//----------------------------------------------------------------
`ifdef USE_CORE_MODEXPS6
localparam CORE_ADDR_MODEXPS6 = 4'd0;
`endif
//----------------------------------------------------------------
// ModExpS6
//----------------------------------------------------------------
`ifdef USE_CORE_MODEXPS6
wire [31: 0] read_data_modexps6;
wire enable_modexps6 = sys_ena && (addr_core_num == CORE_ADDR_MODEXPS6);
modexps6_wrapper modexps6_inst
(
.clk(sys_clk),
.reset_n(sys_rst_n),
.cs(enable_modexps6 & (sys_eim_rd | sys_eim_wr)),
.we(sys_eim_wr),
.address(addr_core_reg),
.write_data(sys_write_data),
.read_data(read_data_modexps6)
);
`endif
//----------------------------------------------------------------
// Output (Read Data) Multiplexor
//----------------------------------------------------------------
reg [31: 0] sys_read_data_mux;
assign sys_read_data = sys_read_data_mux;
always @*
//
`ifdef USE_CORE_MODEXPS6
if (addr_core_num == CORE_ADDR_MODEXPS6)
begin
sys_read_data_mux = read_data_modexps6;
end
else
`endif
//
begin
sys_read_data_mux = {32{1'b0}};
end
endmodule
//======================================================================
// EOF math_selector.v
//======================================================================
|
