Age | Commit message (Collapse) | Author | |
---|---|---|---|
2017-07-10 | * made separate file for low-level settings | Pavel V. Shatov (Meister) | |
* turned crazy triple multiplier array into one array with input mux | |||
2017-07-01 | Added generic/vendor-specific primitive selector for simulation. | Pavel V. Shatov (Meister) | |
2017-07-01 | Finished modulus-dependent coefficient calculation module: | Pavel V. Shatov (Meister) | |
* fixed bug with latency compensation * cleaned up Verilog source * added 512-bit testbench * works in simulator * synthesizes without warnings Changes: * made latency of generic processing element configurable | |||
2017-06-27 | Added systolic modular multiplier w/ testbench. | Pavel V. Shatov (Meister) | |
* works in simulator * may have to change how internal operand buffer is pre-loaded (shift register instead of wide mux?) * code needs some cleanup |